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Abstract
High voltage direct current (HVDC) connected wind farms promise reduced
electrical losses, lower bill-of material cost and undiminished functionality
with the condition the wind plant medium voltage (MV) collection network
becomes DC, rather than MVAC. One dearly missed building block that
would enable the transition to a DC voltage collection, is the DC/DC con-
verter for high power & high voltage.
The main hypothesis of this thesis is that transition of MVAC connected
wind turbines to MVDC (medium voltage direct current) output is conceiv-
able with present and commercial technologies. Therefore, the main objec-
tive was investigation and development of proof of concept demonstrator for
a high efficient, medium voltage (MV) converter topology, across relevant
power (5 to 15 MW) and voltage range (±35 kV to ±50 kV).
Research and concept demonstrators in DC/DC converters for high pow-
ers and voltages have emerged over the last decade, but none have become
products yet, due to high cost, complexity or market volume.
With priority on availability, losses and power density, an analysis of a
large catalogue led to favor a variant of the series resonant converter ( en-
titled SRC#). As the DC turbine application does not require bidirectional
power flow, forced commuated semiconductors on the ±50 kVdc side are not
required. A monolithic rectifier and transformer configuration was favoured
for further robustness. With amorphous steel the transformer excitation fre-
quency of 1 kHz was deemed achievable. Even more, at this frequency, line-
frequency rectifier diodes are still feasible to use in series connected design,
respecting their individual characteristics in recovery charge and recombina-
tion time, to balance losses and ratings.
During analysis, it was discovered that the transformer core size and
losses could be significantly reduced by shifting the resonant inductor and
capacitor to the transformer secondary, and operate the inverter (on the pri-
mary) with a modified pulse-pattern, entitled pulse removal technique. The
new modulation scheme permits requlation of power from nominal level to
zero, in presence of variable input and output DC voltage levels. Combi-
nation of variable switching frequency and phase-shift modulation, below
v
the resonant point of the LC tank, allows soft-switching commutation on all
semiconductors and design of the medium frequency transformer for highest
operating frequency.
Further on, substantial effort was invested to develop the analysis and
design guide line tool, including a 10 kW, 5 kV laboratory test circuit. From
this scaled power circuit - and simulation & design tools, the full-scale circuit
performance was estimated to yield impressive 1-1.5% losses and transformer
weight of less than 4 tonnes. This should be comparable to the present solu-
tion of some 2-2.5% losses and weight of 20 tones.
On a different medium voltage experimental setup, target 6.5 kV igbts
and press-pack diodes have been exposed to similar voltage and current
waveforms as in the target converter. The proposed soft-switching charac-
terization setup allows generation of kilovolt and kiloamps pulses for a short
time, without the need of bulky and expencive dc sources and loads. The
semiconductor loss model was further validated and calibrated, while fur-
ther works needs to address the validation of the monolithic transformer loss
model.
Resumé
HVDC-tilsluttede vindmølleparker lover reducerede elektriske tab, lavere ma-
terielomkostninger og ufortyndet funktionalitet med den betingelse, at vind-
mølle spændingsnetværket bliver DC, snarere end MVAC. En meget savnet
byggesten, der ville muliggøre overgangen til en DC-spændingsopsamling,
er DC/DC-konverteren til høj effekt og højspænding.
Hovedopgaven af denne afhandling er, at overgangen af MVAC-tilsluttede
vindmøller til MVDC-strøm (mellemspændingsstrøm) er tænkelig med nu-
tidige og kommercielle teknologier. Derfor var hovedformålet at undersøge
og udvikle bevis for konceptdemonstrator til en høj effektiv, mellemspænd-
ing (MV) konverter topologi på tværs af relevant effekt (5 til 15 MW) og
spændingsområde (±35 kV til ±50 kV).
Forsknings- og konceptdemonstratorer i DC/DC-omformere til høj
spændinger og spændinger er opstået i løbet af det sidste årti, men ingen er
blevet til produkter endnu på grund af høje omkostninger, kompleksitet eller
markedsvolumen.
Med en prioritet om tilgængelighed, tab og strømtæthed førte en anal-
yse af et stort katalog til fordel for en variant af serieresonantomformeren
(med navnet SRC #). Da DC-turbineapplikationen ikke kræver tovejstrøm-
strøm, kræves der ingen tvungen, kommuerede halvledere på ±50 kVdc-
siden. En monolitisk ensretter og transformatorkonfiguration blev favoris-
eret for yderligere robusthed. Med amorft stål blev transformatorens ek-
sitationsfrekvens på 1 kHz anset for opnåelig. Endnu mere, ved denne
frekvens er line-frekvens ensretterdioder stadig mulige at anvende i seriefor-
bundet design, idet de respekterer deres individuelle egenskaber ved geno-
pretningsafgift og rekombinationstid for at balancere tab og ratings.
Under analysen blev det opdaget, at transformatorens kernestørrelse og
tab kunne reduceres signifikant ved at skifte resonansspole og kondensator
til transformatoren sekundært, og betjene inverteren (primært) med et mod-
ificeret pulsmønster, der har ret pulsfjernelsesteknik. Den nye modulations-
plan gør det muligt at regulere strøm fra nominelt niveau til nul, i nærværelse
af variable indgangs- og udgangsspændingsniveauer. Kombination af vari-
abel koblingsfrekvens og faseforskydningsmodulering, under resonanspunk-
vii
tet for LC-tanken, tillader soft-switching commutation på alle halvledere og
design af mediumfrekvenstransformeren til højeste driftsfrekvens.
Endvidere blev der investeret betydelige anstrengelser for at udvikle
analysen- og designstyringsværktøjet, herunder et 10 kW, 5 kV laboratori-
etestkredsløb. Fra dette målte kredsløbskredsløb - og simulerings- og de-
signværktøjerne estimeres fuldskalaenhedens ydelse til imponerende 1-1.5%
tab og transformatorvægt på mindre end 4 tons. Dette skal være sammen-
ligneligt med den nuværende løsning på ca. 2-2.5% tab og vægt på 20 toner.
På en anden mellemspændings eksperimentelle opsætning er mål 6,5 kV
igbts og press-pack diodes blevet udsat for tilsvarende spændings- og strøm-
bølgeformer som i målkonverteren. Den foreslåede soft switching karakteris-
ering opsætning giver mulighed for generering af kilovolt og kiloamps pulser
i en kort tid, uden behov for omfangsrige og expencive DC kilder og belast-
ninger. Halvleder tabet model blev yderligere valideret og kalibreret, mens
yderligere værker skal adressere valideringen af den monolitiske transforma-
tor tabmodel.
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Chapter 1. Introduction
1.1 Background and motivation
1.1.1 A case for DC power collection
One of the main reason why DC power collection was not initially adopted
as standard for electric power transmission and distribution was its inability
to change voltage levels, meaning step-up at point of power generation for
transport and step down again in the vicinity of the load. The equivalent of
an ac transformer was missing and DC interrupters are inherently more dif-
ficult then AC. In the pioneering days of electro-technical development, DC
power stations were able to supply customers within only a few km away
from the plant, limited by the high power losses in the cables. On the other
hand, the development of AC transformers, generators and polyphase induc-
tion motors facilitated the transmission of gigawatt power around the globe,
powering factories and households with no storage required. This facilitated
the interconnection of electric networks like Europe, China and US with more
then 500 million consumers in synchronism. In the 20th century, AC has
dominated the power industry for the right reasons at the time, becoming
the status quo for electric power.
Moving fast forward to the 21st century, the electric scenery is dramat-
ically changed and it’s no longer possible to depended on a century old
and aging AC infrastructure. Power electronics technologies have started a
new era, due to focus on continued improvements and higher efficiencies [1].
Classic AC energy sources (such as coal and gas power plants) will no longer
dominate the energy mix, mainly due to the advent and increased shares
of renewable energy. DC consumer devices (as data and computer centres,
LED lighting, variable frequency drivers), high power energy storage, electric
vehicles are all rapidly expanding.
In the last decade, R&D studies for high voltage direct current (HVDC)
grids and micro DC grids have been under progress in all the major corporate
research centers, universities and industries. HVDC is considered today as
the optimal choice for bulk power transmission at high voltage level and over
virtually unlimited distance for cables, which are limited for AC transmission
systems due to reactive power loading. HVDC is the suitable solution for easy
interface of asynchronous AC systems and are suited for weak AC network
connection.
In the same manner, LVDC micro grid demonstrators have been built to
prove their benefits and feasibility compared to AC solution. Higher effi-
ciency, synchronization of distributed generators is not necessarily, loads are
not affected by voltage disturbances and power quality is not impacted by
inrush currents and single phase loads or generators.
If DC seems to be preferred at HVDC transmission and LVDC consump-
tion, it’s only logical that medium voltage direct current (MVDC) grids should
2
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be investigated. There are a few strong arguments for this: the need of smart
grid development and high penetration of distributed energy resources and
energy storage favours DC connection point. Increased flexibility and reliabil-
ity at a lower cost by sharing resources is offered. Synchronization between
DC grids is no longer necessarily, while active and reactive power can be
controlled through rapidly and independently between AC/DC or DC/DC
converters and the AC grid. There is provision of reactive power support
and enhanced fault ride through capability [2]. In theory, MVDC grids are
the best technical solution for integration of renewable energy resources in
distribution networks, as they have the benefits of higher efficiency and re-
liability, increase power transfer capability, while offering lower size, weight
and bill of materials cost.
On the practical side, Europe’s first MVDC link was recently commis-
sioned, linking the Isle of Anglesey to North Wales AC collection grid , em-
ploying MV-VSC converters. The Angle-DC project aims to demonstrate a
novel network reinforcement technique by converting an existing 33-kilovolt
(kV) AC circuit to DC operation [3]. The reason of implementation was that
uncontrolled power flows where putting the system at risk by exceeding ther-
mal limits of the cables and overhead lines, while the MVDC link is expected
to enable improved power flow and voltage control. Similar, commercial con-
cepts from [4] have been introduced to the market, while offering efficient
power transfer in the range of 30 MW to 150 MW.
1.1.2 HVDC wind farm with MVDC power collection
G ~ ~ ~
G ~ ~
Turbine
Collection 
Cable
Offshore 
Substation 1
Export 
Cable
Onshore
 Substation
~
G ~ ~ ~
~
~
MVAC(66kV)
MVAC(66kV)
MVDC(±50kV)
HVDC(±320kV)
HVDC(±320kV)
a)
Offshore 
Substation 2
c)
b)
HVAC(150-230 kVac)
HVAC(300 kVac)
Fig. 1.1: Layouts of different configurations of electrical systems for offshore wind farms: a)
MVAC collection and HVAC transport; b) MVAC collection and HVDC transmission; c) MVDC
collection and HVDC transmission
A near term application of MVDC technology exists in the collector net-
works of large offshore wind farms with HVDC links to onshore AC grids.
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The solution can offer savings on system level, only if new electrical solu-
tions are introduced, meaning key components like the DC/DC converter:
a mega-watt, high voltage, high frequency power electronic "transformer".
Fig. 1.1 presents layouts of different types of electrical systems for offshore
wind farms, which are: AC collection/AC transmission (1.1a), AC collec-
tion/DC transmission (1.1b) and the hypothetical DC collection/ DC trans-
mission (1.1c).
All present onshore and offshore wind farms use an AC collection net-
work, typically of 33kV or 66kV. Most of offshore wind farms use HVAC
collection grids to transmit the energy collected from wind turbines to on-
shore (Fig. 1.1a). Other solutions use HVAC up to a large VSC rectifier
station and then to the mainland, through high voltage DC (HVDC) trans-
mission cables (Fig. 1.1b). But, as mentioned earlier this technique could be
improved, by replacing the AC offshore collection grid with a medium volt-
age DC (MVDC) grid, as shown in Fig. 1.1c. It has been demonstrated in
[5],[6] that wind farms could operate with higher efficiency when connected
to MVDC collection grid. The motivation lays in the fact that the levelized
cost of energy (LCOE) could be reduced by as much as 3%, by improving the
efficiency with 2% and reducing the bill of materials (BoM) costs by at least
1%.
In a conventional offshore wind turbine,the generator output is connected
through an AC/DC/AC converter, giving a constant frequency & voltage,
which is elevated to 33kVac or 66kVac (medium voltage) for the collection
network and secondly to 150-230 kVac (high voltage) for transmission. The
MV/HV transformer is usually built on a separate platform from the offshore
substation converter. Compared with AC and AC/DC layout configurations,
in DC systems the line frequency transformers are replaced with high power
dc/dc converters with medium frequency transformers, which could lead to
significant reduction in the overall system size, weight, as well as the con-
struction and installation cost of the wind turbines and substation platform
(Fig. 1.1c). Up to this date, few active steps on realizing the paradigm shift
have been implemented and there is no MVDC system commissioned for
wind farms. There are no standards or design guidelines mentioning recom-
mended MVDC levels where the system should operate and especially there
are no high power DC/DC converters [1], [2]. The ambition of this work is
therefore to update the state of the art and fill the gap regarding the DC/DC
converter technologies.
A possible path-to-product route is illustrated in Fig. 1.2 and it proposes a
series of intermediate stages within a controlled laboratory environment. An
initial prof of principle needs to be selected from a myriad of DC/DC topolo-
gies and should fulfill all basic requirements regarding efficiency, power den-
sity and obtain initial characterization waveforms. To increase certainty in
the design, a proof of concept at elevated voltage and power level should be
4
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obtained increasing technology readiness level to TRL 6. At this level, the
demonstrator experiments must provide results and confirm the design anal-
ysis and simulation, so confidence in the design guide line is built. Compo-
nent losses and temperature rise would be characterized in a demonstrator
with lower output voltage, while a 2nd demonstrator with higher voltage
gain could evaluate static and dynamic voltage sharing on the rectifer side.
Certainly, in both demonstrators, philosophies regarding power circulation
should be discussed. The collected results will be further used to implement
a third state of demonstrators, where a thermal proof of concept is implemented.
Here the semiconductor components tested must be identical to those in-
tended in the fully-rated product, while magnetics and capacitors are scaled
down.
1.1.3 The high power DC/DC converter
The DC/DC converter for high power & high voltage ( basically the equiva-
lent of the ac transformer ) is a missing building block for many applications
spanning renewable energy, DC transmission & distribution, railway supply
and traction. Its absence and low technology readiness level are the princi-
ple reasons of why MVDC collection networks have not been integrated on
a large scale in wind farms. There are many arguments in favour of con-
verting the wind turbine to DC output. For instance, in a wind turbine, the
line frequency transformer and the DC/AC converter are replaced with a
high power DC/DC converter, using a medium frequency transformer ( Fig.
1.1c). This will lead to significant reduction in the overall turbine size and
weight. But the area of applications for such a converter is larger: a cost
efficient solution for medium voltage drives and traction, power supply to
offshore oil/gas extraction platforms, grid connection of large PV plants or
the replacement of large traditional power transformers with the so-called
solid state transformers.
In the last decade, DC/DC converter research and concept demonstra-
tors for smart grid and traction application at relevant power and voltage
level have emerged, but no so many to collector networks for wind farms,
which impose tougher specifications. Nevertheless, the design competence
has grown, where circuit ratings, control, transformer electrical, magnetic and
thermal performance have increased. It is mandatory therefore, to create a
pool of knowledge that allows the design of demonstrators and should be ex-
tended to calculate the true cost and performance of the turbine DC/DC con-
verter. Previous work has formulated many concepts for high power DC/DC
converters related to DC wind turbines, but none have become products or
even relevant demonstrators.
This thesis aims at increasing the technology readiness level (Fig. 1.2) for
the wind turbine high power DC/DC converter, while employing existing
5
Chapter 1. Introduction
1 Idea. Unproven concept, no testing has been performed
2 Basic research. Principles postulated and observed but no experimental proof.
3 Technology formulation. Concept and application have been formulated
4 Small scale prototype built in a laboratory environment (”ugly” prototype).
5 Large scale prototype tested in intended environment.
6 Prototype system tested in intended env. close to expected performance
7 Demonstration system operating in operational environment at pre-commercial scale
8 First of a kind commercial system. Manufacturing issues solved.
9 Full commercial application, technology available for consumers.
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Fig. 1.2: Technology readiness level a) and path to technology b).
power electronics and transformer technology. The technologies of interest
are resonant and soft-switching topologies that employ commercial silicon
semiconductors and medium frequency transformers. Most of the circuit
components are catalogue item-proven technology, but which where never
integrated and engineered into the application of interest here. Off the shelf
monolithic transformers are not available, but low loss core materials do exist
as there are suppliers able to provide cores up to 2-3 MVA for line frequency
distribution. Therefore a demonstration project that shows the feasibility and
benefits of the comercial technology is a must to stimulate further R&D in-
vestments across the supply chain (cables, converters, transformers, control,
OEMs) as many wind farm and wind turbine developers avoid the technol-
ogy due to lack of low technology readiness level and field experience. The
thesis suggests to bridge a proof of principle to a scaled laboratory prototype
and build a foundation for future demonstrators at full ratings.
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1.1.4 Terminology
The turbine DC/DC converter can be understood as a DC transformer that
adapts voltages between LVDC and MVDC levels, while the substation DC/DC
converter adapts voltage levels between MVDC and HVDC.
1.2 Principle hypotheses, objectives and limitations
1.2.1 Main hypotheses
The following hypotheses are formulated and their demonstration is con-
firmed ( or infirmed) in the following chapters:
• The transition of SOA (state of the art) wind turbines to MVDC output
is conceivable with present and commercial technologies, while hav-
ing equal or greater efficiency and power density as compared to SOA
MVAC connected wind turbines
• Low loss commutation of semiconductors at high power, medium volt-
age and medium frequency is achievable with soft-switching or reso-
nant topologies
• High power density is conceivable as long as the transformer permits
design for medium frequency operation (i.e losses are kep below Currie
temp. point) and the semiconductors are highly utilized
• A medium frequency transformer with low core losses, suitable wind-
ings and insulation system can be designed for powers up to 15 MVA,
by investigation of different core materials and structures
• Handling of medium voltage can be achieved through passive devices
series connection rather than series connection of active devices or mod-
ular architecture that employs a large number of components
1.2.2 Main objectives
The main objective of this Phd thesis is to investigate and develop a proof
of concept demonstrator for a high efficient, medium voltage (MV) converter
topology, across relevant power (5 to 15 MW) and voltage range (±35kV to
±50kV). Expected outcome of the thesis will be:
• Survey of DC/DC converters for wind turbine and applications akin.
• Down selection of semiconductors and medium frequency transformer
among multiple choices.
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• Selection of suitable and later also optimal DC/DC topology.
• Analysis of selected converter topology, by means of simulation and
preliminary loss investigation
• Design guide line and analysis tool for DC/DC converter.
• Build-up and testing of the prototype to validate the proposed design
guide line.
1.2.3 Project Limitations
• Topologies that have ease of connection to the state of the art generators
+ active rectifiers will have the highest priority.
• The research on the circuits and their operation will focus only on com-
mercially available Si-based semiconductors
• High detail design aspects of medium frequency transformer are not
the main focus of the work and the outcome of the research is limited
to core and windings material and layout selection, with preliminary
study of losses
• Due to high costs, manufacturing time, logistics, number of researchers,
complicated testing due to safety procedures, the initial demonstrator
is limited to 5 kV and 100 kW, as this value allows sufficient value to
extrapolate to ±50kV, 10MW or similar
Following areas will not be covered in the thesis and they are suggested
for future work: protection schemes and strategies; isolation coordination;
EMI (electromagnetic interference) impact and design of auxiliary supply.
1.3 Thesis outline
The thesis is presented as a monograph and is divided in nine chapters.
Chapter 1 - Introduction
Gives the background and motivation of this research. The main applica-
tion of HVDC wind farms with MVDC power collection is introduced and it
promises consistent advantages, with the key component being the DC/DC
converter located in the turbines. The main objectives of the work are pre-
sented together with project limitations and a summary of the main contri-
butions is given.
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Chapter 2 - Investigation of current state of the art
Gives a review of DC wind farms, DC wind turbine concepts and DC/DC
high power converters. A catalogue of circuits is organized to get a general
picture of previous proposed topologies and a list of industrial and academic
demonstrators is presented. The main goal is to guide towards the optimal
topology.
Chapter 3 - DC/DC converter topology selection
This chapter presents the list of major challenges, list of studies to generate
the nominal specifications and a methodology that helps to downsize the cat-
alogue of circuits to only a few candidates, based on different design drivers
and list of functionalities.
Chapter 4 - Series resonant converter - SRC#
Major focus is put on the applicability of the series resonant converter for
DC wind turbines. General modes of operation and control methods are
discussed, while a novel operating mode is introduced for a series resonant
converter (entitled SRC#) with LV tank located on rectifier side.
Chapter 5 - Controller structure for SRC#
In this chapter the general structure of SRC# controller is evaluated and
characteristic waveforms are presented for steady state, dynamic, fault ride
through and short circuit operation.
Chapter 6 - Sensitivity studies of SRC#
LC tank, transformer and rectifier sensitivity studies are discussed. The se-
lection of LC tank parameters has the strongest impact on delivered nominal
power, peak current and voltage values, which impact the circuit ratings.
Transformer magnetizing inductance has to be carefully selected and it is
shown what impact it has on transformer size, semiconductor losses and
primary resonant current waveforms. Discussions about rectifier voltage bal-
ancing across the series connected diodes are shown, while the impact of
snubber/parallel RC circuit and valve stray parameters are presented.
Chapter 7 - Design guide line for SRC#
This chapter is showing a design guide line for the SRC# suitable for megawatt,
kilovolt and kilohertz range. A general step by step methodology is illus-
trated and design example for a 10 MW specification is presented.
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Chapter 8 - Experimental work
Shows two different experimental setups built during this research and a
description and test method of each circuit is presented.
Chapter 9 - Conclusions and future work
This final chapter summarizes the performed work during this thesis and
shows final conclusions and discusses future work.
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Summary
This chapter presents an overview of DC wind farms configurations and
DC wind turbine concepts. Afterwards, a catalogue of DC/DC converter
topologies is built, categorizing the topologies from switching and isolation
type. A survey of university and industrial demonstrators is presented and
it illustrates the challenges, specifications and functionalities that the dc/dc
converter located in the wind turbine will experience. The end goal of the
chapter is to guide toward the optimal topology.
2.1 An overview of DC wind farms configurations
An overview of DC wind farms configurations is illustrated in Fig. 2.1. As
discussed in [7] and [5], DC collector grids offer advantages regarding effi-
ciency and investment costs. The DC collector grid layout can be realized
through a two conversion stage (Fig. 2.1a) or a single conversion stage con-
cept (Fig. 2.1b). In the two stage concept, the output of the turbine’s active
rectifier ( responsible with the control of generator’s power) is increased to
medium voltage level, with the help of the dc/dc converter. Outside the tur-
bine, power is collected and stepped up a second time through an offshore
substation converter to HVDC level. The single stage concept assumes there
is no LVDC/MVDC turbine dc/dc converter, and power is collected at a
considerably lower medium voltage level (determined directly by the gener-
ator’s nominal voltage level) and further stepped-up by substation converter
to transmission level. The main disadvantages are increased collection net-
work losses, due to higher currents and increased cables’ diameter. The third
farm layout (Fig. 2.1c) proposes turbine located dc/dc converters that step
up voltage to medium voltage level close to transmission level (±100kVdc)
and direct to on shore connection. The solution has the advantage of not
requiring an offshore substation converter, but according to [8], the layout
will have higher losses compared to the previous two for larger wind farms.
The solution would be optimal for small size offshore wind farms and lo-
cated close to the shore. The forth wind farm layout, discussed in [9]–[11]
proposes a radical solution, where in order to reach high voltage transmis-
sion levels, without the need of an offshore substation and even no medium
voltage turbine converter, it proposes series connection of the wind turbine
output converter poles. The concept has been proposed in the early 2000’s
but presents technical challenges and risks. From technical point, efficiency
and easiness of advancing the state of the art, the two stage concept is chosen
as the main frame work of this research work.
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Fig. 2.1: Overview of dc wind farms configurations: a) Turbine with dc/dc converter, MVDC
collection and HVDC transmission - two conversion stage concept; b) Turbine with no dc/dc
converter, lower MVDC offshore substation and HVDC transmission - one stage concept; c)
direct to shore MVDC transmission; d) Series connected wind turbines with HVDC transmission.
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2.2 An overview of DC wind turbine concepts
Assuming that state of the art generators are employed, a number of dc wind
turbines concepts classified by the number of power electronic stages was
identified and shown in Fig. 2.14. This categorization is not considering
modular generators [12] and series connected converters as in [13], even if
the proposed solutions have some interesting advantages. The first concept
(Fig. 2.14a), employing only 1 stage, that of an active rectifer was presented
in [14] and has the advantage of low number of components and simplicity.
The problem is that maximum output voltage is limited to the generator’s
nominal voltage level and it has no galvanic separation. Therefore, concept
from Fig. 2.14b (presented in [15]) could alleviate this issue, by simply adding
non-isolated dc/dc converter, to step up to medium voltage level. Another
2 stage concept ((Fig. 2.14c and presented in [16] suggests a low frequency
transformer followed by a passive rectifier. Simplicity and low number of
components are advantages, but fixed speed operation and transformer satu-
ration risks are main disadvantages. Another interesting concept, composed
of 3 stages ((Fig. 2.14d) was proposed by [9], [17] and employs a matrix con-
verter (AC/AC). Another 3 stage concept (Fig. 2.14e), aims at limiting the
disadvantages of (Fig. 2.14c), by incorporating a series connected front to
front converter. Further on, a 4 stage concept (Fig.2.14f) that reuses the AC
turbine’s generator and active rectifie, followed by an isolated high power
dc/dc converter. This approach would imply that the main research focus
should be on the dc/dc converter, while the rest of components are off the
shelf and present low technology risk. It also presents the lowest impact on
AC turbine design to turn it into DC turbine. For these reasons it will be the
main frame work of this research. A final turbine concept, with 5 converter
stages (Fig. 2.14g) incorporates a boost converter between the active recti-
fier and the isolated dc/dc converter. The topology was suggested in [18],
and it assumes that the boost converter is actively controlling the LV side DC
link, while the DC/DC converter is operated in open loop in the manner of
a DC/DC transformer.
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Fig. 2.2: Catalogue of dc wind turbine concepts: a) 1 stage concept with only active rectifier, no
galvanic separation; b) 2 stage concept witch active rectifier and non-isolated dc/dc converter; c)
2 stage concept with transformer and passive rectifier; d) 3 stage concept with matrix converter,
MF transformer and passive rectifier; e) 3 stage concept with V/Hz controller, medium frequency
transformer and passive rectifer; f) 4 stage concept with active rectifier and galvanic isolated
dc/dc converter; g) 5 stage concept employing a boost converter between the active rectifier and
galvanic isolated dc/dc converter;
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2.3 A survey of DC/DC converter topologies
A multitude of DC/DC converter topologies exists, the vast majority being
applied for low voltage and low power applications. Up to this point, there
are no commercial high power, high voltage DC/DC converters. Nonetheless,
corporate research centers, industry and universities have put effort in the
last decade in research and demonstration of high power dc/dc converters
and a few concepts have been proposed. A simple family tree illustrating the
surveyed topologies and organized from switching point of view (hard vs.
soft) and galvanic separation (isolated vs. non-isolated) is shown in Fig. 2.3.
2.3.1 Hard-switching topologies
Isolated: Half bridge and full bridge converter
The classic half and full bridge VSC-converter (2-level or 3-level) (Fig. 2.4)
would be the most simple circuitry to be implemented: compared to the
AC solution, they require the addition of a passive rectifier and MV-DC link
stage. The topologies were investigated in a DC collection grid study in
[6] and operation at constant frequency and variable duty cycle was em-
ployed. Compared to soft-switching topologies, they require no addition
of inverter snubber components, with the penalty of hard-switching losses,
turn-off voltage overshoot and high transformer dv/dt. Switching frequency
and transformer design are limited, as stray parameters increase linearly with
frequency, leading to oversized number of semiconductors only to accomo-
date voltage overshoots.
Isolated: Matrix converter
In order to remove the LV side DC-link capacitors, thus decreasing the num-
ber of stages, different AC/AC matrix topologies have been investigated in
[9], [11], [19], [17] and [20] with the advantages of decreased cost, weight
and volume compared to classic back-to-back topologies. In general, matrix
topologies have been studied in applications that require small size and high
reliability, such as motor drives, aircrafts, marine propulsion and lately off-
shore wind farms [9]. In [20], a multi-objective design of a modular power
converter for DC wind turbines was performed. The direct matrix converter
(Fig. 2.4c) is a direct three phase AC-AC converter that does not incorporate
DC link capacitors. The indirect matrix converter (Fig. 2.4d) has a DC-link
stage, but no capacitors. In both cases, a clamp circuit is required due to the
lack of a natural freewheeling path like in the case of classic back-to-back
topology. Bidirectional switches are employed in both converter types. Un-
like these conventional matrix topologies, the reduced matrix converter was
19
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analysed in [9] and the proposed topology is able to convert three-phase AC
into a single phase AC. Also in this case, bidirectional switches with two
reverse blocking IGBTs and without additional diodes are required.
The main advantages of incorporating a matrix topology are one less con-
version stage, low switching losses and presumably a smaller transformer
due to higher frequency.
According to the study from [17], compared to the conventional AC/DC/AC
converter, it was found that for the range of transformer frequencies from 1
kHz to 20 kHz, the reduced matrix topology has the highest efficiency and
the highest power density. On the other, the topology requires additional
components for protection against overvoltages that might be destructive for
semiconductors.
Isolated: Front to front modular multilevel converter
The modular multilevel converter (MMC) is commercially productified for
HVC transmission converters and MV stations, being interfaced with the AC
grid, where two MMC are connected at their DC transmission lines. Galvanic
isolation and voltage step-up and step-down is performed through a power
frequency (50 Hz/60 Hz) transformer. The conventional Modular Multilevel
Converter (MMC, also known as M2C or M2LC) was proposed in a DC/DC
configuration in [21]–[24], while incorporating a transformer designed for
higher frequency and with the ability of handling short-circuit at the input
and output without the need of additional DC or AC circuit breakers for
protection. A three-phase solution is suggested in Fig. 2.5a.
A general conclusion of [21] was that the efficiency of the modulation
method cannot be drawn because it depends on converter configuration, and
depending on the nominal submodule voltage, different switches have to be
chosen and this influences the loss calculation. Efficiencies higher than 98%
(at 1 kHz) are achievable. On the other hand, the capacitors will occupy large
fraction of the volume, motivating the use of the modular converter system
for high voltage, high power specifications, such as the offshore substation
converter. The large number of submodules will lead to an increase in power
circuit and control complexity.
Isolated: M2DC - Shunt and series connected primary
Two other isolated-unidirectional variants of M2DC are shown in Fig. 2.5b
and c, namely the Isolated Shunt connected primary and Isolated Series con-
nected primary, both investigated in [25]. The topologies were introduced
for HVDC interconnection links such as taps (defined as the interface be-
tween HVDC transmission line and local MVAC network) to inject/extract
relatively small amounts of power. With the inclusion of a transformer and
20
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a)
b)
c)
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d)
Fig. 2.4: Hard switching DC/DC converter topologies: a) Half bridge ; b) Full bridge; c) Direct
matrix; d) Reduced matrix; e) Indirect matrix
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square wave operation, taps with high voltage transformation ratios (such as
500 kV to 50 kV)are achievable. The circuit from Fig. 2.5b consists of a single
phase leg with the transformer’s primary connected between its midpoint
and the midpoint of the split DC link capacitors. The Architecture from Fig.
2.5c is a variation of the shunt connected primary, where the transformer
primary is connected between two arms and left floating. Other advantages
worthy to mention are fault limitation due to galvanic separation, and AC
frequency can be optimized to achieve a trade off between transformer size
and switching losses.
Non-isolated: M2DC - Series Output pole and Parallel output pole
Two direct architectures of modular DC/DC converters for HVDC use were
studied in [24] and are identified in Fig. 2.5d and e as the series output
pole and the parallel output pole. The first topology consists of two phase
legs connected in series with each other, while the midpoint of each phase leg
connects to a lower DC voltage terminal. The parallel output pole architecture
is seen as a DC version of the MMC, where each terminal of the lower DC
voltage side is connected to the midpoint of a phase leg consisting of two
arms. Because the cell arm has to provide the full DC step, the circuits suffer
from an energy drift and require an internal AC rebalancing current to be
circulated. The circuits have a poor capacity factor and are suitable for voltage
gains up to 2:1, meaning they are more suitable for connecting HVDC links
of adjacent voltage level.
Non-isolated: M2DC - Non-isolated Unipolar Push Pull
The M2DC - A non-isolated unipolar push pull topology was first introduced
in [26], [27] and it is illustrated in Fig. 2.5f. The converter consists of four
converter arms and two coupled inductors. The circuit was investigated in
[28] for MVDC to HVDC connections and it was concluded that it requires a
large number of semiconductors. Also, it was considered not to be suitable
for high voltage ratios, as the circulating current in the converter becomes
high, results in a poor efficiency of 95%. On the other hand, if primary and
secondary voltages differ only by a few percent and no galvanic isolation is
required, the maximum efficiency exceeds 99%.
Non-isolated: Cockcroft Walton
The Cockcroft Walton circuit from Fig. 2.6a is another topology suitable to
achieve high voltage DC gains, while offering low weight and volume [29]. It
has a simple control, simple structure, it can employ only diodes and it can
offer ripple cancellation with symmetrical and double ladder. The topology
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is suitable for high voltage and low power applications and has the disad-
vantages of poor voltage regulation and no galvanic separation.
Non-isolated: Cascaded and series boost converter
A multiple module high-gain and high-voltage DC-DC topology was pro-
posed in [30] for offshore wind energy systems under the form of cascaded
and series boost converter (Fig. 2.6b and c). Results for a low voltage-
experimental prototype showed gains of up to 29 p.u. The cascaded con-
figuration connects the output of the first boost converter to the input of the
second one, while each converter is rated for the full input power. There
are indeed potential for large gains due to the multiplicative effect, but the
efficiency losses compound quickly for the same reason. Among other prac-
tical issues, the cascaded converter’s components suffer from intermediate
voltage stress and large current stresses. Control becomes difficult due to the
interaction between the converters. The series boost converter configuration
connects the input of the converter in parallel and the outputs in series. Both
types were investigated for a theoretical 1 MW wind turbine with 1kV and
boosted to 132 kV for HVDC transmission. The main issues are that due to
the large switch duty ratio, required to achieve high voltage gain, and due
to low switching frequency, conductions losses are high and size of passives
is not decreased compared to low frequency magnetics. As every cell must
be rated for entire output voltage and a fraction of input current, selection of
semiconductor devices is not a straight-forward process.
Non-isolated: Marx converter
A variation of the Marx converter (Fig. 2.6d) was presented in [31], for a high-
power application. The topology used IGBTs and diodes and was compared
to the conventional boost converter. The main principle is based on charg-
ing capacitors in parallel followed by reconnection in series to create higher
voltage. Output voltage regulation, high voltage stress and large number
of semiconductors and passives are some of disadvantages that don’t favour
this choice of circuit.
2.3.2 Soft-switching topologies
Isolated: Phase-shift single active bridge
The single active bridge (single and three phase 2 level variant) are depicted
in Fig. 2.7a and b. The three phase variant has been initially discussed in [5]
and the small signal analysis was performed in [32]. The three phase variant
has a simple mode of operation, meaning constant frequency operation, and
120 deg phase shift between each phase leg. The transformer windings will
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Fig. 2.6: Hard switching high gain topologies; a) Cockcroft Walton; b) Cascaded boost; c) Series
boost; d) Marx converter
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experience a square wave excitation and due to the presence of stray induc-
tance or an individual series connected inductance, a phase shift between the
primary and secondary windings will occur. A single phase interleaved vari-
ant was proposed in [33], [34], leading to lower current and voltage ripple on
input and output side dc-link capacitors. According to [5] one disadvantage
of the topology, is that it requires a very small stray inductance to transfer
a large amount of power, leading to technical constraints on the transformer
design. F.ex., to deliver a power level of 20 MVA, the total stray inductance
should be below 0.1% of magnetizing inductance, which is hard to achieve in
practice for a high power transformer. The topology exhibits a limited zero
voltage switching (ZVS) range for the IGBT transistors and high turn-off cur-
rents for the rectifier diodes, leading to high losses due to reverse recovery.
Isolated: Phase-shift dual active bridge
To improve the drawbacks of the single active bridge, the dual active bridge
is further discussed in [5], [35] and illustrated in Fig. 2.7c and d. The topol-
ogy was initially introduced by [36] for aerospace application. Since then,
the concept has gained wide acceptance, especially for high power applica-
tions, related to traction, solid-state transformer and commercial EV battery
chargers. It consists of two full bridge converters and a medium frequency
transformer with a turns ratio of 1:1. As explained in [7], both bridges are
modulated in six-step voltage at the transformer terminals. The phase shift α
between the input and output bridge voltages results in a voltage difference
across the leakage inductance of the transformer. As the topology is able to
achieve soft-switching at turn-on for the active semiconductors for a certain
operating range (which can be increased by adding snubbers), it promises
increased efficiency and the possibility of employing a three phase medium
frequency transformer. To extend the soft-switching boundaries, the auxil-
iary resonant-commutated poles (ARCP) can be applied, as seen in Fig. 2.7.
The auxiliary devices are rated for a fraction of the nominal power and are
operated during hard-switching operational points, at low power ratings or
unegual dc voltages [7].
Isolated: Resonant topologies
Resonant topologies get their name from the LC tank or variations of it, which
is positioned on the inverter or rectifer side, depending on the application.
Among the first to discuss resonant converters was [37] and it proposed an
improved method of resonant current pulse modulation for power converters.
Due to small size and high efficiency requirements for aerospace application,
the interest in the philosophy of resonant topologies gained a lot of attention
especially in the 80’s. Nowadays, resonant converters find applications in a
26
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a)
b)
c)
d)
e)
Fig. 2.7: Soft switching topologies: a) Phase shift single active bridge; b) Phase shift three phase
active bridge; c) Single phase dual active bridge; d) Three phase dual active bridge; e) ARCP
dual active bridge
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range of exotic fields, like CO2 lasers, radars, high voltage applications such
as x-ray generators or electrostatic precipitators [38]. In order to reduce the
size and volume of power supplies, one has to increase the switching fre-
quency to reduce the size of magnetics and capacitors. At the same time, effi-
ciency should remain high, by limiting the switching losses [39]. Further on,
the topologies seem to be very well suited also for high-voltage applications,
as they can incorporate the transformer non-idealities in the resonant tank
[40]. This characteristic is usefull for high voltage applications, as the trans-
former non-idealities are dependent to the turns ratio. In classic hard-switch
topologies, the transformer leakage inductance will lead to undesirable volt-
age spikes, while the winding capacitance will create current overshoots and
slow rise time. Fig. 2.8 illustrates a number of resonant topology variants.
Fig. 2.8a presents a three phase series resonant topology, investigated in [41],
[42], while being operated at the resonant point. Amongst others, the solu-
tion offers in theory, ZVS at turn on and ZCS at turn-off, while limiting the
input and output current ripple, due to three-phase operation. The single
phase series resonant converter (Fig. 2.8a) has a wide range of applications,
from telecommunications power supply, LED drivers and high voltage de-
vices. Recently, the concept has attracted a lot of attention, especially for
traction and solid-state transformers, where it is operated below resonant
point, at constant frequency and it is called half-cycle discontinuous current
mode (HC-DCM) SRC. Based on LC tank variations in configuration, the sin-
gle phase parallel resonant converter (Fig. 2.8c), LCC converter (Fig. 2.8d)
and LLC (Fig. 2.8e) can be formed. The parallel resonant converter has the
ability to both step up and step down the DC voltage, exhibiting current-
source characteristics near resonant point. One of the principle advantages
are protection against short circuit current, but it suffers from high device cur-
rent stress which is not load dependent. The series parallel resonant DC/DC
converter in a LCC variant was proposed as a high voltage, low power topol-
ogy for medical application in [38]. The LLC resonant topology has also been
investigated for high-power application and proposed in traction application
[43] It has the advantage of decreasing turn-off losses for IGBTs, while offer-
ing ZVS at turn-on, due to the incorporation of the magnetizing current in
the resonant current waveform.
Non-isolated: High gain topologies
According to [44] and [15], the design of medium frequency transformers is
not a trivial task, especially for large turns ratio, high cost of the magnetic
core and dieletric losses. A number of soft-switching, non-isolated topologies
that exhibit high gain characteristics are displayed in Fig. 2.9. A thyristor
based topology, with similar characteristic of the parallel resonant converter
is depicted in a single and three phase variant in Fig. 2.9 and is capable
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Fig. 2.8: Resonant topologies: a) Three phase series resonant converter; b) Single phase series
resonant converter; c) Single phase parallel resonant converter; d) Single phase LCC converter;
e) Single phase LLC converter.
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of achieving very high step-up gains in voltage with megawatt level power
transfers. Amongst simplicity and use of cheap and robust thyristors, it is
also able to achieve soft-switching operation for e certain range. The circuit
is operated with variable frequency control, but it has drawbacks such as
high conduction losses and a high peak to peak voltage across the passive
components. Switched capacitor or capacitor clamped DC/DC converters
have attracted attention in the field of high power dc/dc converters, due to
lack of a medium frequency transformer, high power density and control
simplicity. Different cells topologies are depicted in Fig. 2.9c and d.
In Fig. 2.9e, a modular zero current switching resonant switched capacitor
(ZCS RSC) is presented and its operational aspects are covered in [45]. The
authors claim soft-switching characteristics for all switches and diodes, and
a 24 kV, 17-level step up converter was built, with switching frequency of 8
kHz.
Another high gain RSC topology is shown in Fig. 2.9f and it’s discussed
in [44], [46], claiming improvements compared to the previously mentioned
topology.
2.4 A survey of DC/DC converter demonstrators
and technologies
A catalogue of circuits was presented in previous sub-chapters. To further
down select to a few topologies and increase the confidence towards the op-
timal choice of topology, a survey of DC/DC converter demonstrators and
technologies is necessary. The main interest is to understand which challenge
appeared during design, integration and development of prototypes. Topics
like topologies, semiconductors, magnetics or cooling are investigated.
During the process of survey, focus was mainly on assembled and tested
high power medium voltage demonstrators, listed in Table. 2.1. Most of
the relevant work was done on traction applications, with maximum power
tested up to 1.2 MW (15 kV, 1750 Hz) [47], [48], while on medium voltage dis-
tribution SST (solid state transformer that replaces 50Hz/60Hz power trans-
former), valuable work is performed by [49], [50]. A 5 MW (5 kV, 1kHz)
demonstrator was built on a three phase converter, and operating record was
presented for a single phase 2.2 MW setup.
Regarding operating record for SST application, a number of university
and industry demonstrators was presented: [51]–[53]. On the other hand,
for DC offshore wind turbine applications, as expected, there is not so much
practical work reported. There are indeed many proof of concept demonstra-
tors of scaled power and voltage [5], [9], [21], [35], [54], [55], but there are no
setups tested and assembled at powers beyond 100 kW. Most of the exper-
imental work is focused on functionality assessment of different topologies
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A B C FED
Cell #1 Cell #2 Cell #N
Top cell
Bottom Cell
Cell #1 Cell #2 Cell #N
Voltage multiplier 
Cell #1
Voltage multiplier 
Cell #2
Voltage multiplier 
Cell #N
a) b)
c)
d)
e)
f)
Fig. 2.9: Soft switching high gain topologies: a) Jovcic 1 phase high gain converter; b) Jovcic 3
phase high gain converter; c) Switched capacitor cells; d) Boost topology with voltage multiplier;
e) ZCS RSC (zero current switching resonant switched capacitor; f) High gain RSC
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and concepts, and some on efficiency and performance. Common challenges,
output voltage, switching frequency and nominal power of studied demon-
strators is shown in Fig. 2.10a, b and c.
One obvious conclusion is that different applications require different
specifications, merely because of different requirements regarding availabil-
ity, dimensions, climate, service, repairability or maintenance. In traction, the
DC/DC converters will be connected to two different kind of single phase
grids: 16 kV, 25 kV or 36 kV while the power range might goes up to 5-
10 MW. A similar set of specifications is expected for medium voltage SSTs,
where according to [45], [56], [57], the SST could connect to 30 kV grids and
step down to LV level. Power levels are expected to go up to 10 MW. Traction
will require high power density, so the converter will save space and weight
in the locomotive.
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Fig. 2.10: a) Overview of demonstrators output voltage; b) Overview of demonstrators switching
frequencies and type of transformers’ cores.
As reported in [43], [58], [60], [61], [65], [68], [70] all demonstrators were
built in a modular fashion, and N+1 redundancy is incorporated, with high
power density as the main design driver. For medium voltage power distri-
bution SSTs, the design driver for topology choice is bi-directionality. The SST
converter will have to transfer power both ways and compete with standard
50 Hz/60 Hz power transformers on weight, volume and reliability.
For offshore wind turbines the requirements are different. Considering
the rough environment, humidity levels, distance from shore, considerable
smaller space and size, it is expected that the design specifications will be
much tougher. The level of specifications and the study necessary to get
them are elaborated in Chapter IV. Power levels are in the range of 5 MW to
15 MW, while MV side voltage are in between 50 kV to 100 kV. The converter
will have to meet requirements as high efficiency, high power density, while
offering good availability and access to maintenance.
34
2.4. A survey of DC/DC converter demonstrators and technologies
2.4.1 Basic circuit concepts from demonstrators
From a wide range of possible topologies, only a few circuits have been pro-
totyped at high power and a list of them is illustrated in Fig. 2.11, with
three principle topologies: series resonant converter (in 2-level and 3-level
half bridge and full bridge configuration), LLC resonant converter and the
dual active bridge (in single and three phase variant).
In the case of traction and SSTs there is a trend on resonant and DAB
converters used in modular topologies, having cascaded configurations. A
lot of practical information regarding medium frequency transformer design
and challenges can be obtained from traction demonstrators. The majority of
demonstrators employ bi-directionality, meaning active switches on LV and
MV side. For wind turbine applications, it is argued to use uni-directional
topologies. For the medium voltage side, two different kinds of semicon-
ductors were used, namely IGBTs and IGCTs, while for traction converters,
1.7kV, 3.3kV and 6.5kV were mainly used. For SST applications, SiC mosfets
in single cell topologies are suggested, having breakdown voltages to 10kV
and with very low current ≤ 30A.
2.4.2 Traction demonstrators
A set of demonstrator setups for traction application are shown in Fig. 2.12.
In majority of setups, the SRC is the preferred topology due to its soft-
switching characteristics (meaning low semiconductor losses), while in some
cases it evolved into the LLC topology. Module nominal power varies from
75 kW up to 450 kW in the reported prototypes. According to the authors,
modular approach makes the DC/DC converter robust and fault tolerant. On
the other hand, the high number of modules decreases reliability from FMEA
(failure mode effect analysis) point of view, as the number of components in-
creases. Efficiency is increased by disconnecting modules and so cancelling
their losses during partial loading conditions. Among the important learn-
ings from traction applications with respect to turbine applications, a few are
listed here: transformers are design at elevated frequency; soft-switching of
HV IGBT and IGCT is required to decrease losses; cooling aspects play a big
role in evacuation of heat; control of resonant and soft-switching topologies;
compact design for high power density is a design driver; insulation coor-
dination is a key challenge; attention to manufacturers data sheet regarding
transformer and the need of experience with certain core materials to estimate
the losses correctly; control at light load and especially the commissioning of
a MW setup.
The use of a 1.2 MW modular series resonant LC converters has been de-
scribed in [47], [48]. In (Fig. 2.12a), a picture of world’s first power electronic
transformer for traction is illustrated.
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Fig. 2.11: Demonstrators common topologies: a) Half-bridge SRC; b) Full-bridge SRC; c) Half
bridge LLC; d) Full-bridge DAB; e) NPC SRC; f) NPC DAB; g) Three phase DAB.
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a) b)
c)
d) e)
f) g)
Fig. 2.12: a) 1.2 MW modular traction demonstrator [48]; b) Cycloconverter traction demonstrator
[59]; c) Traction demonstrator [60]; d) Traction demonstrator [71] ; e) Traction demonstrator [72]
; f) 166 kW SRC with nanocrystalline transformer [73]; g) 166 kW DAB with ferrite transformer
[73].
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In [59], (Fig. 2.12b), the setup of 16 bidirectional cyclconverters (1.2 MW
in total), connected in series to the catenary of 15 kV and 16.7 Hz was as-
sembled. On the LV side, there were 16 four quadrant converters connected
in parallel to a 1.8 kVDC link. The medium frequency transformers were
designed for 400Hz, while using sillicon iron core and bar conductors. On
both MV and LV side, 3.3 kV/2 x 400A IGBTs were used, for volume and
cost purpose. In order to reduce costs, maintenance and size, oil was used
for the converters (which had the IGBTs on cold plates) and the transformer
was immersed in oil.
In [60], (Fig. 2.12c) a full bridge SRC based on 6.5 kV IGBT with a 1:1
medium frequency transformer and a switching frequency of 8 khZ has been
described. Standard 6.5 kV IGBTs and modified 6.5 kV IGBTs (irradiated
in order to reduce the carrier lifetime and thus lower turn-off losses) have
been tested in [65]. It was reported that with the use of modified IGBTs,
the switching frequency could be increased by 30 % compared to standard
IGBTs, while the frequency of interest was 5-8 kHz.
A 15 kV/16.7 Hz energy supply system with 5 kHz medium frequency
transformer and 6.5 kV IGBTs in resonant operation was reported in [71],
(Fig.2.12c). The concept proposed eight cascaded modules, each consisting of
a four-quadrant converter. The mechanical design was based on glass fiber
reinforced plastic, suitable for good insulation and low weight, but lower
structural strenght.
In [72], (Fig.2.12d), a M2LC modular-multilevel converter is proposed
with 2 MW power rating and 17-level output-voltage. 32 IGBTs are controlled
per arm, while an example of the dynamic and steady state performance for
single phase operation on the 25kV/50Hz power line is exemplified.
Two other concepts have been analyzed in [73], (Fig.2.12f and g), where
the classic series resonant converter and dual active bridge have been pro-
posed in a modular concept. Both concepts had a power rating per module
of 166kW, while switching at 20kHz. Each module was adapting 2kV to 400V.
2.4.3 SST demonstrators
In [64], (Fig. 2.13a), a modular SST based on DAB topology was investigated.
The structure allows the converter to be arranged in parallel and series com-
bination to meet application power levels. Bidirectional power flow of 300kW
was reachable with voltages up to 3.3kV. The medium frequency transform-
ers were operated at 2kHz and employed amorphous cores and litz wires for
the windings.
[74], (Fig. 2.13b) presents the design and development of a three phase
10kV / 400V of a 500 kVA SST. The power circuit is designed in a modular
fashion, where each module has galvanic separation through a medium fre-
quency transformer, assembled around an amorphous core material. The SST
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was used to provide constant voltage and constant frequency for the nonlin-
ear impact loads and prevent load harmonics from injecting into the utility
grid.
a) b)
c)
d)
e)
Fig. 2.13: SST demonstrators: a) 300 kW [64]; b)a 10 kV/ 400V 500 kVA SST[74]; c) 25 kVA
prototype [66]; d) 10 kV, 855 kVA SST[51]; e) 5 MVA SST [50].
Another interesting demonstrator from [66] and shown in Fig. 2.13c,
where a 20kVA SST was implemented. A topology of 7 level, cascaded H
bridges was deployed for the high voltage rectifier stage. The rectifier stage
had a switching frequency of 1kHz, while the employed DAB was operated
at 3 kHz. The MF transformers had a turns ratio of 1:9 and were assembled
around amorphous alloy cores.
In [51], another SST proof-of-concept, (Fig. 2.13d) was demonstrated with
the help of 10kV SiC Mosfets modules, up to 855 kVA operation and 97%,
efficiency. Soft switching at 20 kHz, in a bidirectional application (13.8kV to
465V), the SiC-enabled SST represents a 70% reduction in weight and 50%
reduction size, compared to a 60Hz conventional transformer.
A 5MW demonstrator, (Fig. 2.13e) for a medium voltage DC/DC con-
verter, intended for MVDC distribution was investigated in [50]. A three
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phase dual active bridge, operated with IGCTs at 5kV DC link and 1kHz was
the used topology. To commission the setup, initially only a single phase
converter was operated at 2.2 MW, signalling that even a 3 phase transformer
prototype for DAB is difficult to manufacture. The IGCTs and diode stacks
were all water cooled, while the transformer was immersed in oil.
2.4.4 DC wind turbine demonstrators
A few scaled demonstrators of circuits proposed for DC wind turbine are
illustrated in Fig. 2.14. Vast majority of setups are only proof of concepts, at
scaled voltage and power levels.
In [75], a modular series connected converter suitable for transformerless
offshore wind turbines is analysed (Fig. 2.14a). The main objective was to
verify the proposed converters as a suitable interface between a modular ax-
ial flux ironless stator PMSG and a high voltage DC Link. The converter is
composed of N x 3 phase VSC units, while each unit is connected to an inde-
pendent 3-phase winding output from the modular generator. The concept
was verified experimentally on a 45kW prototype.
In [55], a DC grid for offshore wind farms is investigated with focus on
design and control. A parallel connected SAB dc/dc converter is proposed,
and a demonstrator (Fig. 2.14b) rated at 1 kVA, with input voltage of 120V
and output voltage of 600V, was tested. Switching frequency was around 10
kHz.
Aspects regarding wind park design and grid connection were treated in
[10], with a demonstrator as seen in Fig. 2.14c. The concept was composed
of 4 stages and proposed for series connected turbines. The downscaled
converter was rated at 5.8kW, 300V input and output voltage.
A high efficient, high power step up resonant switched capacitor con-
verter for offshore wind energy is proposed in [45]. This work presents a
converter, which is characterized by soft-switching condition for all switches
and diodes. The demonstrator from Fig. 2.14d is composed of 17 levels,
24kW with a switching frequency of 7.5kHz. Input voltage was 600V, while
output voltage was 10.2 kV.
Fig. 2.14e shows a scaled down setup from [6], with a power rating of
9kW, built around a classic full bridge converter, and with 300V input and
output voltage. In Fig. 2.14f, the reduced matrix topology discussed in [9]
and proposed for series connected turbines is presented. The setup was rated
at 10kW, with 10kHz switching frequency, 200Vrms input and 326Vdc output.
Another high gain topology, proposed in [46] and based on resonant
switched capacitor cell is show in Fig. 2.14g. A 5kW prototype was eval-
uated, with switching frequency of 4.5kHz. Input voltage is 100V, while
output voltage is 500V.
In [76], demonstration of a 30kW IGBT LCL dc/dc converter as a proof of
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concept for interconnecting HVDC systems is performed. The setup picture
is presented in Fig. 2.14h and proposes two active bridges with a resonant
tank in between. Switching frequency is set to 5kHz, with 200V on input and
900V on the output.
a) b)
c) d)
e) f)
g) h)
Fig. 2.14: DC/DC converter demonstrators for wind turbines:a) Modular series connected con-
verter[75] b) Single active bridge prototype[33]; c) 11.2 kW prototype [10]; d) High gain converter
[45]; e) Full bridge converter [6]; f) Matrix converter [9]; g) High gain converter [46]; h) 30 kVA,
high gain converter [76]
2.4.5 Medium frequency transformer technologies
Low frequency transformer technologies have been known and improved
since the beginning of last century. As for 50Hz and small power smps
(switched mode power supply), medium frequency transformers are com-
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posed from core and windings part. The challenges of mechanical assembly
and heat removal are on the other hand, way more considerable at elevated
voltage, frequency and power. The characterization of medium frequency
transformers is presented in the literature, with different optimal design
methodologies proposed in [67], [77], [78]. However, there are no standards
(due to lack of global comparison and validity studies), making the design
difficult.
A survey of different medium frequency transformer prototypes, pro-
posed mainly in traction and solid state transformers is illustrated in Fig.2.16
and their characteristics presented in Table. 2.2.
a) b) c)
d) e) f) g)
Fig. 2.15: Transformer core types: a) C-core; b) Shell core; c) Matrix core. Windings type: d)
round wire; e) Circular Litz; f) Rectangular Litz and g) Foil windings.
In the converter topologies proposed for traction, SST and DC wind tur-
bines, the transformers are exposed to non-sinusoidal current and voltage
excitation, requiring more complex expressions to characterize the electro-
magnetic and thermal fields as compared to line frequency transformers.
To design an optimal medium-frequency transformer, one has to under-
stand the frequency dependent behaviour of the magnetic material and the
utilization of different conductor types at high switching frequency needs to
be properly characterized. In low frequency operation, the typical core ma-
terials are silicon and nickel steel. Increasing the excitation frequency, the
losses of these materials increase drastically. For a while, ferrite has domi-
nated the world of magnetic cores for power electronics, but they have been
limited to power and voltage because of the small saturation flux density Bsat,
but also due to its manufacturing and brittle nature. To achieve operation at
high power and voltage level, different materials like nanocrystalline and
amorphous alloy, that exhibit low core losses, high saturation flux density
and high continuous operating temperature are preffered. As seen in Table.
2.2, most of the demonstrator prototypes are using the previously mentioned
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materials. Core configurations play a major role and according to the litera-
ture and as seen in Fig. 2.15, there are four concepts: C-core type, shell type,
matrix and coaxial.
a) b) c)
d) e) f)
g) h) i)
j) k) l)
Fig. 2.16: Survey of medium frequency transformer prototypes: a) STS transformer proto-
type[79]; b) 400 kVA prototype for SRC[67]; c) 400 kVA prototype for DAB[67]; d) Traction
transformer [58]; e) SST transformer prototype [66]; f) 166 kVA transformer ptotype[73]; g)
100 kVA transformer for DAB[35]; h) 168 kVA transformer for traction[80] ; i) Traction trans-
former[60]; j) SST transformer prototype[64]; k) Traction transformer[59]; l) Traction transformer
[65]
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From thermal point of view, the shell core exhibits the best performance,
as for C-core, the windings are surrounding the core and because of poor
thermal conductivity of the insulation it can lead to high core temperatures.
When selecting and designing the windings, one has to consider aspects
like utilization area, good thermal behaviour and a proper electrical isolation.
Due to elevated switching frequency, the impact of skin effect and proximity
losses have to be considered when selecting the type of conductors. Eddy
currents at high frequencies will force smaller diameters, suggesting in gen-
eral the use of Litz wires, that have separately insulated wire strands twisted
or braided together. To increase fill factor and to reduce eddy currents in low
voltage windings, thin foil conducters are also an option, with the assump-
tion that each turn of the foil conductor forms an entire winding layer.
Attention needs to be paid on insulation coordination and insulating ma-
terials, as they need to provide high voltage insulation between the windings
and the core, while transferring dissipated heat. Characteristics like high
dielectric strength, low loss and high maximum operating temperature are
required for MF transformers. Common insulating materials are: epoxy, mi-
care or pvc[81]. In the end, design criterias for an optimal transformer are
based on weight, efficiency, cost, isolation and temperature rise, as it will
decide the maximum allowed losses. Accurate thermal models are necessary
during the design stage to predict final temperatures.
a) b) c)
d) e) f)
Fig. 2.17: Different semiconductor packages: a) Dual diode module; b) Press pack diode; c) Press
pack IGCT; d) Single IGBT module; e) Press pack IGBT; f) Press pack IEGT.
2.4.6 Semiconductors overview
Relatiely, few high power, high voltage semiconductors exist and careful at-
tentions is needed for device selection in a MVDC converter. According to
[35], the selected device needs to have characteristics like: high voltage rating
with acceptable conduction and switching property; current ratings of sev-
eral kA; low integration effort for series connection of multiple devices; active
fault protection without additional components and a low gate drive power
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demand. As there are no commercial devices that meet all above features a
trade off is needed.
Different semiconductor packages are illustrated in Fig. 2.17 with their
general properties illustrated in Table. 2.3.
Table 2.3: List of semiconductor parameters
Device
Press pack
IGCT
Press pack
IEGT
Press pack
IGBT
Power module
IGBT
Power module
Diode
Press pack
Diode
Manufacturer ABB Toshiba Westcode, IXYS ABB Infineon Infineon
Code 5SHY 42L6500 ST2 100 GXH22A T2400 GB45E 5SNA 0750G650300 DD750S65K3 D711N
Blocking
Voltage [V]
6500 4500 4500 6500 6500 6500
Turn-off
Current [A]
3800 2100/5500 2400/4800 750/1500 750 770
VTO,max [V] 1.88 3 1.49 2 3.5 0.84
Rt,max[mΩ] 0.56 1 1.05 2.5 0.37 0.87
Eon,max [J] 3.1 18.4 15 6.4
Eo f f ,max [J] 44 17 14 5.3 3
Meas.condition 4kV/3.8kA 3kV/2.1kA 2.8kV/2.4kA 3.6kV/0.75kA 3.6kV/0.75kA 1kV/1kA
Tj,max [deg C] 125 125 125 125 125 125
Rth(j−c) 8.5 5.25 5.2 11 18.5 31.5
Rth(c−h) 3 3 3 9 16 6
2.5 Conclusions
A survey of DC wind farms configurations, DC wind turbine concepts and
a catalogue of DC/DC converter topologies was presented. Regarding wind
farm configuration, the two stage concept is chosen as main frame work and
for the turbine concept, the 4 stage concept that reuses the AC turbines’s
generator and active rectifier followed by an isolated high power dc/dc con-
verter. The catalogue of circuits mounts up to 37 different possible topologies,
as presented in previous works and they are categorized from switching and
galvanic isolation point of view. Topologies such as classic hard switched
full bridge converter, matrix, mmmx, resonant, phase shifter or high gain
have been addressed. To understand the challenges, specifications and func-
tionalities required for the turbine DC/DC converter, a survey of university
and industrial demonstrators was presented, to further down select to a few
topologies and increase the confidence towards the optimal choice of topol-
ogy. During the process of survey, focus was mainly on assembled and tested
high power medium voltage demonstrators, with applications ranging from
traction converters to solid state transformers. As it turns out, from a wide
range of possible topologies, only a few circuits have been prototyped at
high power, with three principle topologies: the series resonant converter,
LLC resonant converter and the dual active bridge (in single and three phase
variants). The knowledge gained from these surveys is used in the process
of selection of a suitable and later optimal DC/DC topology, which are pre-
sented in the following chapter.
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Summary
The catalogue of circuits developed in chapter II from the survey of DC/DC
converter topologies, suggests a large pool of circuits for DC wind turbine
converters. However, majority are at an immature technology level, as no
substantial experience from full scale detailed design exists, making the selec-
tion of the optimal converter difficult. A methodology is therefore suggested.
First, a downselection of circuits is proposed based on a set of fundamental
requirements, leading to the comparison of 5 topologies: the full bridge con-
verter (FB), the single active bridge converter (SAB), LLC converter and two
variants of the series resonant converter. Second, with the help of F-FMEA
and a pugh matrix decision tool, a variation of the series resonant converter
operated in a novel fashion is suggested as the more suitable topology for
DC wind turbines. This chapter is based on works from publications [82]
and [83].
3.1 Methodology to select circuits for comparison
It is expected from the mega-watt, high voltage, high-frequency DC/DC con-
verter located inside the wind turbine, to employ state of the art commercial
technologies. This fact is a driver in the process of topology selection. Elec-
trical, cooling and control interfaces must be compatible with present turbine
solutions, while physical size and weight should be smaller or equal to to-
day’s AC solutions [82].
As presented in previous chapters, there are many suggested topologies
in the state of the art, but they are at an immature technology level, as no
substantial experience from full-scale detailed design exists. A comparison
of all proposed topologies for example efficiency and power density point of
view will not answer which is the most suitable topology and technology.
One reason is that efficiency studies require validation through scaled or full
scale experiments. Thermal proof-of-concepts with the target devices need
to be validaded first, so confidence is built in the topology and extrapolation
of the results can be applied at higher specifications. A mature technology
route (usually composed of different stages that increase technology readi-
ness level) is required, as important knowledge is gained from prototype and
field experience. Therefore, a downselection process based on fundamental
requirements is employed, as exemplified in Fig. 3.1.
To reach the list of fundamental requirements for the turbine converter,
the challenges that might occur in the choice and development of the circuits
must be clarified. As mentioned in [84], any suggested MVDC collection
solution must be possible to be characterized and evaluated through a se-
ries of case studies. That particular list of case studies will then determine
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the suitable specifications and components ratings for the turbine converter.
Knowing the ratings and the requirements for DC wind turbine allows the
designer to downselect from the catalogue of circuits to only a few concepts,
that are further compared with respect to different design drivers.
List of studies
Catalogue of circuits
SOA demonstrators
(Traction, SST, DC Wind turbines)
Selected topologies for further comparison
Specifications
Requirements
High power rating, Unidirectionality, High efficiency,
High power density, Galvanic separation, etc
List of Challenges + List of studies
Classic 
Matrix
MMC isolated
M2DC non-isolated
High-gain
Single active bridge
Dual active bridge
Resonant
Switched capacitor cell
Fig. 3.1: Methodology to select circuits for comparison
3.1.1 List of challenges
Looking at Fig. 3.2, wind turbine DC/DC converters will need to be designed
for higher power and voltage, as compared to traction and SST converters.
To understand the main challenges, the survey of demonstrators in trac-
tion, SSTs and DC wind turbines was arranged. As presented in [35], [85],
[86], the main challenges that will be encountered are shown in Table. 3.1.
The handling of medium voltage requirements, will have an impact on the
converter’s modularity philosophy. Galvanic separation is required mainly
for safety reasons and lower insulation requirements for the turbine generator
and nacelle as compared to non-isolated topologies. A high voltage transfer
ratio is needed, in order to limit the collection grid cable losses.
Further on, isolation coordination is required so safe clearance and creep-
age distances are implemented. Electromagnetic interference is another area
of interest that will impose challenges, as there are no standards for the
MVDC voltage levels required in this application. Protection and control
are two other areas that bring challenges and finally the construction and
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100 kW 1 MW 10 MW 100 MW
1 kV
10 kV
100 kV
1000 kV
100 kW 1 MW 10 MW 100 MW
1 kHz
10 kHz
100 kHz
TractionSST DC Wind turbine TractionSST DC Wind turbine
a) b)
Fig. 3.2: Range of specifications from survey of demonstrators
Table 3.1: List of challenges
a Handling of medium voltage (modular vs. series connec.)
b Galvanic separation
c High voltage transfer ratio
d MF Transformer design and isolation
e Isolation coordination
f EMI
g Protection
h Control
i Construction & testing
Table 3.2: List of studies
Study class Study objective in turbine DC/DC converter Detail level Objective
I
Steady state
operation
Determine converter ratings and boundary limits.
Validate controller, ratings and losses.
Converter
level
Determine
converter
specifications.
II
Dynamic
operation
Validate controller, protection, ride through capability.
Generate voltage, current, power waveforms. Calculate
peak loadings for equipment.
III Voltage disturbance
IV
Short circuit
(dynamic)
V
Harmonics and
controller interaction
Calculate harmonic emissions.
Calculate harmonic susceptability
VI Sensitivity study
Voltage distribution on MV converter/valve
Impact on losses, transformer and controller behaviour
Device and
converter level
Determine
converter
design.
VII Thermal study Semiconductor, transformer cooling temp. Sub-assembly
level
VIII
Electromagnetic
study
Distribution of electric and magnetic fields.
Distribution of stray capacitances
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testing of a possible demonstrator will pose technical issues. One should
enforce safety rules during testing period and also elaborate testing facilities
that would not require a large number of experimental iterations or bulky
loads.
3.1.2 List of necessary studies and specifications
A list of generic studies (inspired from established AC wind farm studies) for
turbine DC/DC converter is presented in Table. 3.2, while Table. 3.3 indicates
the fundamental DC/DC converter specifications. The proposed studies have
the objective of determining components loads and ratings and predict per-
formance, in order to facilitate design decisions. A similar methodology for
characterization of electrical properties of DC collection systems in offshore
wind farms was introduced in [84]. The goal of the steady state operation
studies is to determine the converter ratings and evaluate the controller and
losses. During dynamic operation studies, protection, ride through capabil-
ity and generation of peak loading is obtained. Sensitivity studies are also
required to characterize the behaviour of the medium-voltage converter, eval-
uation of voltage sharing and impact of non-idealities on the characteristic
waveforms. Thermal studies are neccesary to evaluate semiconductors junc-
tion temperature, transformer core, windings and cooling liquid hot spots.
They also determine the selection of a suitable cooling system. Finally, elec-
tromagnetic studies will evaluate the distribution of electric, magnetic fields
and identification of equivalent circuit of stray parameters.
Table 3.3: Fundamental DC/DC converter specifications
Parameter Range Selected value
Nominal power, Pn 5 to 15 MW 10 MW
Input DC Voltage, Vin ± 0.5 to ± 8.0 kV ± 2.0 kV
Output DC Voltage, Vout ± 35 to ± 50.0 kV ± 50.0 kV
Switching frequency, Fsw 0.5 to 5 kHz ± 1.0 kHz
Power overload 1.1 x Pn (short duration)
Vin variation ±10%
Vout variation ±10%
Vout,max transient 1.4 x Vout
MV short circuit level 50 x Iout
LV short circuit level 1.5 x Iin
Insulation level ± 1.0 to ± 1.5 p.u. x Vout ± 75.0 kV
3.1.3 Fundamental requirements
The previously described list of challenges and the expected range of spec-
ifications have lead to a set of fundamental requirements as described in
Table.3.4. Compared to traction and AC/AC solid state transformers, the
DC wind turbine converter will have to face higher requirements, meaning
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Table 3.4: Fundamental requirements
a High power rating
b Unidirectional power flow
c High gain voltage transformation (LV to MV)
d Efficiency equal or higher than AC solution
e Power density equal or higher than AC solution
f Galvanic separation through medium frequency transformer
g
Modular architecture that allows low number
of components and a low risk priority number
h Control philosophy similar to AC solution (LV side DC-Link Control)
i Compatible electrical interface to classic PMSG and active rectifer
from the proposed catalogue of circuits, only a few topologies will meet the
requirements.
3.1.4 Selected converter topologies
A set of fundamental requirements is proposed and illustrated in in Table.3.4.
Applying these requirements, only a few set of topologies from the survey of
circuits and demonstrators are suitable for further comparison. Looking at
Table. 3.5, the single active bridge and some variants of resonant topologies
are selected for comparison against the classic full bridge converter, which is
seen as the reference point. The list of concepts for comparison is shown in
Fig. 3.3 with their characteristic waveforms and with the specifications from
Table. 3.3.
Full bridge converter (FB)
If one should implement a DC turbine, it could take a present AC solution;
add a rectifier and an output filter, resulting in a full bridge topology (FB).
For this reason, the FB (Fig. 3.3a) is chosen as a baseline for comparison
of losses and power density, as it is the most simple and straight forward
topology to implement. It is operated with constant frequency and variable
duty cycle and has hardswitching losses on the semiconductors and high
dv/dt on transformer windings. It has been proposed as a turbine solution
in [6].
Single active bridge (SAB)
Similar to the FB converter, the single active bridge converter (SAB) (Fig.
3.3b) operates also at constant frequency and with variable duty cycle, being
proposed as an alternative to the FB. It has been analyzed in [5], [41] as a
three phase variant and in [33], [34] as a single phase interleaved topology.
If operated in DCM mode for full operational range, the output filter induc-
tance can be moved to the primary side, reducing the inductance by a factor
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a) Full bridge converter - FB
1 2 3 4
5 6
7
b) Single active bridge - SAB
Vg
is
ip
Vg
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1 2 3 4
5 6
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e) Series resonant converter with pulse removal technique – SRC#
Vg
is
ip
c) LLC converter, operated with constant frequency
1 2 3 4
5 6
7
Vg
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d) Series resonant converter with LC tank on primary side 
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Fig. 3.3: List of concepts for comparison, divided in sub-systems: (a) full bridge converter; (b)
single active bridge; (c) LLC converter operated at constant frequency; (d) SRC converter with
tank on primary side; e) SRC converter operated with pulse removal technique - SRC#
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Table 3.5: Selected topologies for comparison
Switching
Type
Topologies
High power
rating
Unidirectional
power flow
High gain
voltage ratio
High
efficiency
High
power density
Galvanic
Separation
LPN
Modularity
LV side
DC Link
Control
SOA
Compatible
Hard
switched
Classic
Topologies
X X X X X X X X
Matrix
Topologies
X X X X X X X
MMC
Isolated
X X X X X X
M2DC
Isolated
X X X X X X X
M2DC
Non-Isolated
X X X X X
High-gain
Cockroft
Walton
X X X X
High gain
Cascaded and
Series
X X X X
High gain
Marx
X X X X
Soft
switched
Single active
Bridge
X X X X X X X X X
Dual active
Bridge
X X X X X X X X
ARCP X X X X X X X X
Resonant
Topologies
X X X X X X X X X
High-gain
Jovcic
X X X X X X X X
High gain
Res. Boost
X X X X X X
High gain
RSC
X X X X X X X
of the square of transformers turns-ratio n. The SAB can achieve ZVS (zero
voltage switching) at turn-on on the inverter side semiconductors. One of the
disadvantages of the topology is that it requires high current rating on both
input and output DC-link capacitors, due to high current ripple.
LLC converter at constant frequency
The LLC converter (Fig. 3.3c) operated at constant frequency, was proposed
in [87], for traction application, in a modular converter. As the name implies,
a LLC resonant tank is used, consisting of two inductors Lr and Lm (with the
option of integrating them in the transformer), with a resonant capacitor Cr
in series. Normally, to control output power, variable frequency is used, with
a 50% duty cycle. It can achieve ZVS at turn on and a low current at turn-off.
Series resonant converter : SRC and SRC#
The series resonant converter has been proposed as a promising DC/DC
topology also in traction applications in [73], where its operated at constant
frequency in sub resonant mode, and as a three phase variant in [42]. In both
situations, the converter has no power control functionality and its operated
in open loop. For a wind turbine application, it is mandatory to actively
control the DC link. The classic series resonant converter (SRC) with LC
tank on primary side (Fig. 3.3d) has the property, that if operated below
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resonant point and in discontinuous mode, output power becomes a function
of number of pulses sent to the load. The major drawback is the design of MF
transformer for the lowest operating point, otherwise transformer saturation
occurs. This option has beside the disadvantage of a generous transformer
design, also limited range.
To avoid these two drawbacks, a new method of operation was proposed
in [88], where a pulse removal technique is applied on a variant of the series
resonant converter, with LC tank on secondary side, entitled SRC# (Fig. 3.3e).
In summary, the converter is operated with variable frequency and phase
shift in sub resonant mode and as soon as the resonant current reaches zero,
the inverter voltage is clamped. This means there is a linear relation between
output power and excitation frequency. Similar to the LLC topology, the
converter has the benefits of ZVS at turn on and low current at turn off for
LV side semiconductors, while offering ZCS for MV diodes at turn off.
3.2 Methodology to select suitable DC/DC converter
Regardless of the chosen topology, the turbine converter is subject to vital
requirements and functionalities, that impact system availability, efficiency
and cost. Considering the rough environment, humidity levels, distance from
shore, finite space and size, the converter needs to be designed for a set
of simultaneous functionalities and design drivers. The question is which
are the fundamental functions and how to rank the design drivers? If a
certain functionality failure occurs due to a certain cause, what is the severity
level for different topologies? Answering this will help on identification of a
suitable technology and critical system parts that present large uncertainties
[82].
3.2.1 Functional failure mode and effect analysis
Typically, selecting one engineering solution from a suite of candidates makes
use of some sort of comparison [89]. Each candidate gets evaluated (scored)
on a series of selection criteria. This is also the case for the turbine dc/dc
converter candidates, even if only at conceptual solution level, i.e before en-
tering detailed design, as no substantial experience from full-scale detailed
design exists for the relevant applications, i.e. the technology readiness level
(TRL) is low. In the early stages it is helpful to identify the required func-
tionality as well as any associated functional failure modes. This kind of sce-
nario requires the generation of a functional failure mode and effects analysis
(F-FMEA). This methodology is designed to identify and understand poten-
tial failure modes, their causes and the effects on the system for a certain
product or process. Afterwards, a risk probability is assigned to the identi-
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List of concepts for comparison
1.FB 2.SAB 3.LLC
4.SRC 5.SRC#
FMEA procedure
1.System to sub-system decomposition
4. Classify levels of severity, occurence and detection 
numbers for every sub-system failure mode.
2. Determine function for every sub-system
3. Determine failure mode, root cause and effects
Identify 
likelihood of 
failure 
Occurence
Identify 
severity 
of failure 
mode
Identify 
likelyhood 
of 
detection
5.Calculate 
RPN
Risk priority 
Number
6.Identify 
sub-systems 
with highest 
RPN
Score topologies, based on ranking of design drivers:
1.Availability 2.Losses 3.Ratings 
4.Repair costs 5.Power density
Conclusion: which sub-systems have highest uncertainties?
Which candidates score highest in Pugh Matrix?
Pugh Matrix
Fig. 3.4: Proposed methodology to select suitable DC/DC converter [82]
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fied failure mode, followed by corrective actions to address the most serious
concerns. The results from F-FMEA can be used together with a ranking
of design drivers as weighted performance indices in a concept comparison
(Pugh-Matrix [90]). A set of standards and rules exist in the literature for
this topic, but in this approach the procedures from [91], are followed, with
certain simplifications. A flow chart of the proposed method is shown in Fig.
3.4 and explained in the following paragraphs.
System-to-subsystem hierarchy
The first step is to establish a system-to-subsystem structure of each can-
didate circuit, obtaining a proper understanding of the DC/DC converter
system and its main sub-systems. Looking at Fig. 3.5(a) and Fig. 3.5(b), the
selected topologies can be divided in 3 levels. The dc/dc converter, seen as
one system, can be categorized in 7 different sub-systems for every topology,
into: inverter, rectifer, transformer, LV and MV dc-link, resonant tank/filter
and disconnector. What differentiates the topologies is the sequence of these
stages or absence, as seen in Fig. 3.5. Going to component level (system level
3), different components exist, such as: gate drivers, IGBTs, diodes, measure-
ment circuits, control boards, snubbers, etc. Defining functionalities at this
level, requires complex work and detailed knowledge of the system. For this
reason, it is acceptable to define up to system level 2.
Determine system and sub-system functionalities
A function is defined as what the item or process is intended to do, usu-
ally to a given standard, performance or requirement. Functions can be
decomposed in sub-functions, by asking how a certain function can be ful-
filled? An example is given in Fig. 3.5(c). How can electrical energy be
converted from low voltage DC to medium voltage DC? By converting it
through different power stages, as inverter, transformer and rectifier. Thus,
a set of sub-functions are needed to accomplish a top function. The list of
fundamental DC/DC converter functionalities is established in Table 3.9. For
further references, sub-system functionalities (inverter, rectifier, transformer,
filter/resonant tank, disconnectors, LV and MV DC-link functionalties) are
presented in [82].
Determine failure modes and root cause for every sub-system
Failure modes are described as ways in which a component may fail. There
are numerous modes of failure. In this study, only the key failure modes,
which can cause complete loss of power and major damage to the converter
are considered. The causes of failure are said to be root causes and are de-
fined as the mechanism that lead to the failure. Each cause has an effect that
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Fig. 3.5: System to sub-system decomposition [82]: a) product hierarchy; b) system decomposi-
tion; c) function derivation
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influences the unctionalities. In this work, the most serious end effects are
considered. A list of generic turbine failure modes were described in [92],
and this work considers failures modes associated to the power converter,
as seen in Table 3.6. In this study, a limited set of root causes have been
considered.
Table 3.6: Generic Failure modes with possible root causes
No Failure mode Root cause
1 Electrical failure High cycle fatigue
2 Electrical insulation failure Insulation degradation
3 Thermal failure Overheating
4 Output inaccuracy Calibration error
5 Intermittent output Installation defect
Determine levels of severity, occurrence and detection for root cause
The next step is to assign a numerical value for every failure mode, by using
severity, occurrence and detection as metrics. Ranking of these is shown in
Tables 3.7 and 3.8, with source reference from [93]. Severity level is scaled
to the consequences of the end effect of a system failure, where a high value
corresponds to a severe effect. Occurrence is defined as the likelihood of
a root cause to occur, with the lowest rank for the least probable category.
Detection is defined as the likelihood of detecting a root cause before a failure
occurs. There are different ways of detecting a failure, the most common
being through inspection or maintenance.
RPN: Risk priority number
Severity, occurrence and detection levels are multiplied to get the risk priority
number (RPN), which is the final result of the F-FMEA. Summating the RPN
for all functions builds the sub-system RPN. Sub-systems with high RPN are
considered the most critical areas.
Table 3.7: Severity scale [93]
Rank Category Criteria
10 Failure to meet safety Affects safe operation without warning
9 Failure to meet safety Affects safe operation with warning
8 Loss of primary function Loss of primary function
7 Loss of primary function Degradation of primary function
6 Loss of secondary function Loss of secondary function
5 Loss of secondary function Degradation of secondary function
4 Annoyance Item operable, noticed by 75% customers
3 Annoyance Item operable, noticed by 50% customers
2 Annoyance Item operable, noticed by 25% customers
1 No effect 1
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Table 3.8: Occurence and detection scale [93]
Rank
Occurence Detection
Likelihood
of failure
Incidents
per iterm
Likelihood
of detection
Opportunity
for detection
10 Very high >1 in 10
Absolut
uncertainty
No detection
opportunity
9 Very high >1 in 20 Very remote
Not likely
to detect
8 High >1 in 50 Remote
Post design
freeze
7 High >1 in 100 Very low
Post design
freeze
6 Moderate >1 in 200 Low
Post design
freeze
5 Moderate >1 in 500 Moderately
Prior to
design freeze
4 Moderate >1 in 1,000
Moderately
high
Prior to
design freeze
3 Low >1 in 2,000 High
Prior to
design freeze
2 Low >1 in 10,000 Very high
Virtual analysis
correlated
1 Very low >1 in 100,000
Almost
certain
Almost
certain
3.2.2 Establishment and ranking of design drivers
Following the results from F-FMEA analysis, each topology should receive a
weighted rank from +1 to +5, based on prioritized design drivers as explained
in [83].
Availability (+5 rank)
The offshore wind turbine converter has to be designed for reliability, making
availability the primary design driver. Even the smallest service for offshore
installations immediately results in very high costs. Operation and mainte-
nance (O&M) activities typically represent a big part of the total costs (e.g.
25–30% of the total lifecycle costs for offshore wind farms) [94].
Electrical losses (+4 rank)
Low percentage of losses will impact the total cost of operation and lever-
age the cost of energy. After availability, its considered as the second most
important design driver. For example, one has to consider the LCOE (lev-
elized cost of energy), defined as average total cost to build and operate a
power-generating asset over its lifetime, divided by the total energy output
of the asset over that lifetime [95]. Capital expenditure (CAPEX) and oper-
ational expenditure (OPEX) are the two fundamental costs for an offshore
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Table 3.9: Converter (system level) functionalities [82]
No Function
F1 Convert and transform electrical energy from LVDC to MVDC
F2 Deliver power with agreed quality
F3 Control power in full operational range
F4 Control power to agreed stationary and dynamic performance
F5 Control LVDC to agreed stationary and dynamic performance
F6 Operate converter in ± [XX]% MVDC voltage variation
F7 Withstand MVDC network voltage harmonics
F8 Withstand MVDC network harmonic impedance
F9
Withstand voltage levels on LVDC and MVDC sides
(stationary and temporary)
F10
Withstand load current levels on LVDC and MVDC sides
(stationary and temporary)
F11 Withstand MVDC short-circuit current contribution level
F12
Protect converter from excessive voltage / current
from MVDC network
F13
Protect the MVDC network from excessive voltage / current
from the converter
F14 Protect converter against MVDC polarity reversal
F15
Receive and respond to changes to MVDC network voltage by
adjusting active power
F16 Receive and respond to setpoints for LVDC voltage
F17 Ensure galvanic insulation between LVDC and MVDC sides
F18
Ensure balanced voltage and current sharing on LV
and MV semiconductors
F19 Ensure balanced bipolar output voltage
F20
Ensure proper operation with fast and stable recoveries after system faults
and disturbances
F21
Ensure safe disconnect from DC collection network during internal and
external short circuit scenario
F22 Ensure balanced capacitor voltage on LV and MV DC-link
F23 Ensure shielded cables for low voltage and measurement circuits
F24 Ensure local control through door panel
F25 Ensure remote control through other controller
F26
Ensure fiber optic communication between converter control
board and power circuit
F27
Connect or disconnect converter to DC collection network
when commanded to
F28
Connect or disconnect converter to generator / rectifier bus
when commanded to
F29
Disconnect converter from DC collection network when voltage
is too low for too long
F30
Disconnect converter from DC collection network when voltage
is too high for too long
F31 Discriminate fault current from load current level
F32 Dissipate energy in LVDC when commanded to
F33 Limit EMC emissions (conducted, radiated) to agreed levels
F34 Withstand EMC imission
F35 Limit acoustic noise emission to agreed levels
F36 Sense converter health and feedback to main controller
F37 Energize LVDC bus from MVDC network
F38 De-energize LVDC / MVDC links for service
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Table 3.10: Ranking of design drivers
No. Design driver Rank
a. Availability (leading to loss generation [MW/h]) 5
b. Electrical losses (efficiency) 4
c. Ratings (name plate power, voltage, temp.) 3
d. Repair costs (excluding scheduled maintenance) 2
e. Power density (volume and weight) 1
wind farm, while AEPk represents the annual energy production. A turbine
with high efficiency leads to high AEPk and lower LCOE.
LCOE =
Total costs over life time
Electricity produced over lifetime
=
CAPEX + OPEX
∑nk=1 AEPk
(3.1)
Ratings / Bill of Material cost (+3 rank)
Considering the high voltage output, the medium voltage ratings will have a
high impact on valve design and it will decide the number of series connected
switches, which impact mechanical complexity and cooling.
Repair costs (+2 rank)
Important aspects of maintenance and service need to be addressed, so costs
can be decreased. The components that need to be replaced should be trans-
portable. Control hardware and software should allow remote access for
off-site troubleshooting.
Power density (+1 rank)
Smaller size and weight at high power levels means high power density. High
efficiency (above 98%) plus high power density will require a higher switch-
ing frequency for the semiconductors and transformer. This can be achieved
only through soft-switching.
3.2.3 Pugh Matrix
In order to narrow down the list of options and increase confidence in which
converter to proceed with, the Pugh Matrix is used to evaluate various al-
ternatives against a baseline. In this case, the hard-switched full bridge con-
verter (FB) is considered the base line and five criteria (which are actually
the design drivers) are weighted. A 5-point scale is used (+2-much better
than, +1-better than, 0-equal to, -1-worse than, -2-much worse than). As an
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example, if a concept is much better than the base line on a 5 point weighted
criteria, it will receive 10 points.
3.3 Selection results
3.3.1 F-FMEA results
Looking at the FMEA results from Table. 3.11, it is noticed that there are
no differences between the topologies from the F-FMEA point of view. All
sub-systems score the same RPN, as the topologies are very similar from
components point of view. On the other hand, as the inverter has the highest
number of functionalities, it scores the highest RPN number among the other
sub-systems, followed by the rectifier, indicating that the designer should pay
higher attention in this area, regardless of the selected topology.
Table 3.11: FMEA results
System
Level
Topology normalized RPN (SxOxD)
FB SAB LLC SRC SRC#
Inverter/Ac-Ac* 42 42 42 42 42
Rectifier 35 35 35 35 35
LV DC-link/Clamp* 24 24 24 24 24
MV DC-link 21 21 21 21 21
Transformer 11 11 11 11 11
Disconnecter 11 11 11 11 11
Filter/Res.Tank 6 6 6 6 6
3.3.2 Comparison of availability
According to [96], availability for an offshore wind turbine is defined as the
capability to operate from the technical point of view, without considering
lack of wind, grid problems or ambient conditions such as gusts. One way
of increasing availability and consequently energy production is through im-
provement of system reliability. In other words, prevention, correction and
minimization of the number of failures should be the design philosophy of
the DC/DC converter. One way of decreasing failure rates is through re-
duction of part count. This was one of the reasons of imposing a design
constraint of the monolithic transformer, regardless of selected topology. At
this point, due to low technology readiness level and the fact that there is no
experience from full-scale designs, an empirical estimation for failure rate of
the topologies proposed in this selection report is not possible. Nevertheless,
the 5 topologies share exactly the same number of semiconductors (IGBTs
and diodes) and identical transformer size, with the exception of the SRC,
which has the transformer designed for 200 Hz. The FB and SAB each have
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a filter inductor located on different positions, while the LLC and SRC# each
have a LC tank in series with the transformer. Therefore, considering the
same part number for each topology, in this study availability is considered
to be the same.
3.3.3 Comparison of losses
The semiconductor and transformer loss model employed in this comparison
is detailed in Appendix A.1 and A.2. Semiconductor losses are implemented
on on-line simulation model, while transformer losses are calculated off-line.
For IGBTs and diodes, conduction and switching losses are calculated ac-
cording to methods proposed in [97], [98]. To calculate core losses Pv, the
Improved Generalized Steinmetz Equation IGSE was employed. Simulated
and calculated losses for the FB, SAB, LLC, SRC and SRC# are presented in
Fig. 3.6(a, b, c, d and e).. Each figure shows total losses as a percentage of
delivered power.
The FB converter has the highest amount of losses, close to 2.5% of deliv-
ered power, as seen in Fig. 3.6a. Due to hard turn on and turn off, switching
losses represent the highest percentage of losses, ca. 2%. Transformer losses
are only 0.2% at 1 pu output power. At low power, core losses are predomi-
nant, as they are a function of frequency Bmax and duty cycle, which varies
between 33% and 44%.
In Fig. 3.6b, SAB losses show that conduction losses are similar to the FB,
while there are no turn-on losses due to ZVS. Above 0.3 pu of nominal power,
total losses drop below 2 % and stabilize around 1.5% at 1 pu. Transformer
losses are 0.25% at 1 pu of output power. With a constant frequency of 1000
Hz, the duty cycle varies between 14% and 42%.
Further on, looking at Fig. 3.6c, LLC losses show a promising result, with
losses below 1% for power above 0.2 pu. There are no turn-on losses, while
turn-off losses are decreased compared to the FB and SAB. Regarding trans-
former losses, core losses are predominant, as compared to the SAB and FB,
due to 50% duty cycle. On the other hand, exciting the transformer with 50%
square wave voltage, means core losses are constant regardless of transmit-
ted power, while the FB and SAB converters have core losses proportional to
applied duty cycle.
Fig. 3.6d indicates the SRC total losses and it becomes clear that due
to the generous transformer design, the SRC will pay a penalty on winding
losses. Compared to Fig. 3.6c, it becomes clear that the semiconductor losses
are similar to the LLC topology, but the difference in the transformer design
plays a role. At elevated frequency, skin and proximity effects increase the
winding ac resistance and impacts the transformer losses. For the frequency
controlled SRC, this means winding losses are proportional to output power,
increasing up to 6% at nominal power.
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Fig. 3.6: Simulated electrical losses of selected topologies: a) FB; b) SAB; c) LLC; d) SRC; e) SRC#
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Fig. 3.7: a) Wind speed probability density of a typical offshore location; b) Power output curve
for a 10 MW turbine; c) Energy output for a 10 MW turbine; d) Losses in absolut values; e)
Losses in percentage; f); Annual energy loss distribution
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Fig. 3.8: a) Power output vs. hours distribution; b) Annual energy output distribution
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Fig. 3.9: a) Power output vs. losses; b) Power output vs. energy losses; c) Power output vs.
energy losses%;
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Fig. 3.6e shows SRC# losses, indicating losses below 1% for full opera-
tional range. Conduction losses are slightly higher than the other topologies,
but due to no turn on losses and very low turn off losses, this topology shows
the lowest amount of losses.
Considering the probability of the wind speed vs. number of hours per
year of a typical offshore location (Fig. 3.7a) and the power output curve for
a 10 MW turbine (Fig. 3.7b), the turbine energy output is then calculated in
Fig. 3.7c. Further on, based on the specs from Table. 3.3, losses in absolut
values and percentage are calculated for the 5 selected topologies in Fig. 3.7d
and Fig. 3.7e.
As expected, due to the increased transformer size on the SRC, which
are translated in windings losses, the proposes SRC has the highest amount
of losses, regardless of wind speed. On the other hand, the LLC and the
proposed SRC# have the lowest amount of losses regardless of wind speed.
The interesting aspect of SRC# is that the percentage of losses are constant
with respected to the wind speed. In the end, the total annual energy loss
distribution with respect to the wind speed is plotted in Fig. 3.7f. Fig. 3.9a,
3.9b and 3.9c illustrate the power output vs. losses, energy losses and energy
losses in percentage for the selected topologies.
3.3.4 Comparison of ratings
In Table 3.12, number of semiconductors, transformer weight, resonant/filter
tank values and corresponding voltage and current stress are shown, indicat-
ing similar values. Due to this, it is considered that weighted rank for ratings
and repair cost get same score for all topologies.
Table 3.12: Comparison of ratings
FB SAB LLC SRC SRC#
IGBTs 4 x 3 4 x 3 4 x 3 4 x 3 4 x 3
Diodes 4 x 40 4 x 40 4 x 40 4 x 40 4 x 40
Vcepk 1 pu 1 pu 1 pu 1 pu 1 pu
Icepk 0.44 pu 0.78 pu 0.6 pu 0.63 pu 0.63 pu
Vdpk 0.68 pu 0.63 pu 0.63 pu 0.63 pu 0.63 pu
Idpk 0.044 pu 0.078 pu 0.072 pu 0.072 pu 0.072 pu
Res/Fil.ind 200 mH 40 uH 250 uH 250 uH 78 mH
Res.cap - - 78 uF 78 uF 0.25 uF
Lm 5 mH 5 mH 5 mH 125 mH 5 mH
Np 18 18 18 50 18
Ns 450 450 450 1225 450
M f e 800 kg 800 kg 800 kg 880 kg 800 kg
Mcu 340 kg 340 kg 340 kg 2200 kg 340 kg
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3.3.5 Comparison of power density
An initial strategy for comparison of weight and volume on selected topolo-
gies was to rank every unit with points. Final volume and weight are propor-
tional to the number of points. The following assumptions have been consid-
ered, based on the fact that exactly same number of IGBTs and diodes were
considered for every topology during loss analysis: inverter, rectifier, trans-
former and output filter have the same weight and volume for all topologies,
and each is ranked with one point. One resonant component (inductor or
capacitor) is ranked with one point. Based on Table. 3.13 scoring results, the
SAB and FB converter should have the lowest weight and volume, while the
resonant topologies the highest, as they need the resonant tank to have soft
switching capability.
Table 3.13: Comparison of weight and volume
No Topology Inverter Rectifier
MF
Transformer
Inductor Res.Cap Score
1 FB 1 1 1 1 0 4
2 SAB 1 1 1 1 0 4
3 LLC 1 1 1 1 1 5
4 SRC# 1 1 1 1 1 5
3.3.6 Pugh matrix results
Looking at Table. 3.14, LLC and SRC# have the highest score, followed by
SAB converter. Compared to the FB, they all have similar availability, ratings
and repair costs, but the LLC and SRC# have much better efficiencies. The
LLC and SRC# have very similar losses. LLC operates in open loop at con-
stant frequency and 50% duty cycle. Even if this topology is proven in traction
application, for dc wind turbines there are still high uncertainties. Finally the
SRC# is able to deliver power in full operational range, with very small losses
and minimized transformer size. The main disadvantage is the location of the
resonant capacitor, which is subjected to high voltage transients and requires
higher insulation, clearance and creapage. Therefore, considering the advan-
tages and disadvantages, the SRC# is considered as preferred topology for dc
wind turbines, followed by the LLC and SAB converters.
3.4 Conclusions
As no substantial experience from full scale detail design exists, the selection
of the optimal DC/DC converter technology for DC wind turbines is difficult.
A methodology was suggested, by downselection of circuits based on a set of
fundamental requirements. 5 topologies (the full brige converter, the single
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Table 3.14: Pugh matrix
Criteria
Base line
FB
Weight
Concept
SAB LLC SRC SRC#
Avail. 0 5 0 0 0 0
Losses 0 4 +4 +8 -8 +8
Ratings/Cost 0 3 0 0 -6 0
Repair
costs
0 2 0 0 -2 0
Power
density
0 1 +1 -1 -2 -1
Σ Total: +5 +7 -18 +7
FB
SAB
LLCSRC
SRC#
0
1
Availability
Losses
Ratings
Repair costs
Power density
Fig. 3.10: Selected topologies for comparison.
active bridge, constant frequency LLC converter and two variants of the series
resonant converter were commpared with respect to different design drivers,
such as: availability, losses, ratings, repair costs and power density and. The
functional failure mode and effect analysis (F-FMEA) and Pught Matrix have
been proposed as tools of comparison. Finally, a variant of the series resonant
converter, namely the SRC# was considered as the preferred topology.
The proposed circuit will be discussed in following chapters, with focus
on its advantages and disadvantages, modes of operation, conduction modes,
control architecture, sensitivity analysis and finally a design guide line is
proposed.
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Summary
This chapter discusses the series resonant converter as a good candidate for
the high power dc/dc converter located in the wind turbine. A review of
classic series resonant converter with possible modes of operation is given.
Frequency controlled SRC in sub-resonant mode is attractive as it is able to
control the input dc-link. But the main disadvantage lies in the design of
transformer for lowest switching frequency. A novel modulation scheme is
introduced, which permits regulation of power from nominal level to zero.
The circuit is named SRC# and has the LC tank located on the rectifier side
of the high-turns ratio transformer and it’s controlled through variable fre-
quency and phase shift modulation. Circuit operation, conduction modes,
governing equations and steady state waveforms are illustrated. This chapter
is based on work presented in [88], [99], [100].
4.1 Introduction
The offshore wind farm with MVDC collection (as seen in (Fig.7.7a) requires
a turbine converter that employs a DC/DC converter with high availability,
efficiency and power density as design targets, and considering the high volt-
age specifications, a transformer with high turns ratio should be employed.
The problem of high frequency and high voltage transformers is that they
suffer from the impact of leakage inductance and winding capacitance. This
will lead to unwanted voltage spikes across circuit components, current over-
shoots and slow rise time [40]. These are strong arguments which favor the
use of a series resonant converter as an optimal candidate, as through the use
of a series resonant tank, the leakage inductance can now be incorporated in
the resonant tank and help reduce switching losses. A candidate solution,
entitled SRC# (as in series resonant converter sharp) is proposed in Fig.7.7b.
The need of SRC# operated with a novel mode of operation, entitled pulse
removal technique is presented in the following paragraphs.
According to [41], the initial use of the series resonant LC-circuits in
power converters was in auxiliary commutation circuits for thyristors, as
the auxiliary impulse-commutated inverter [101]. Afterwards, the first se-
ries resonant DC-to-DC converters was proposed in [37], while in [102] the
advantages of reducing losses, increasing power density and power level are
discussed. Further on, in the eighties the topology with bipolar transistors
and mosfets was discussed in [39]. The use of variable switching frequency
to control output voltage and a continuous and discontinuous DC character-
ization was performed in [103]. Afterwards a close form solution and a new
approach to the analysis of the series resonant converter is presented in [104]
and followed by a design of the series resonant converter for minimum com-
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ponent stress [105]. State plane analysis is discussed in [106] and Optimal
trajectory control is proposed in [107].
In high power operation, the topology has been investigated in traction
applications [43], [58], [60], [108], [109] and in solid-state transformer appli-
cations [73], [110], [111]. In these applications, the topology was operated at
constant frequency and in sub-resonant mode. The proposed SRC is known
as the half cycle discontinuous-conduction-mode series-resonant converter
(HC-DCM-SRC). For these particular applications, the converter couples two
DC link voltages with a fixed voltage transfer ratio, but has no control possi-
bilities (Fig.4.2a).
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(b)
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AC
DC
DC
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Fig. 4.1: (a) Single line diagram of DC wind farm; (b) Series resonant converter with new method
of operation (SRC#), [99]
For a wind turbine on the other hand, the DC/DC converter must have
the functionality of controlling the LV DC bus voltage, while offering galvanic
separation and a high voltage gain. A candidate solution (cf. Fig. 4.2b) was
proposed in [18] and it employs a SRC, operated at resonant mode and with
constant frequency, while a front end boost converter controls the input DC-
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link, increasing thus number of components, complexity and losses.
In [112] (Fig. 4.3), a per-phase configuration of the series resonant con-
verter is proposed, with three single phase rectifier series-connected on the
output. The topology is controlled through variable duty cycle and constant
frequency, while being operated exclusively in super-resonant mode. The
drawback of this mode are hard turn-off losses on both inverter and recti-
fier side switches. No efficiency analysis or measurement was reported and
the circuit would appear to suffer from technical barriers on implementing
2-3 MVA, 10-kHz monolithic transformers. Non-isolated topologies have also
been proposed in prior art: [15] and [113] propose a single and three phase
topology, while employing low-cost thyristors. The topology is similar to a
parallel resonant converter, but suffers from high voltage stress across the
semiconductors and resonant tank. In a DC wind turbine application, gal-
vanic separation is preferred for protection and safety reasons, by effectively
decoupling the generator and its rectifier from that of the dc/dc converter.
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Fig. 4.2: a) Turbine converter with SRC operated in sub-resonant mode at constant frequency in
open loop; b) Concept with DC/DC converter operated at resonant mode and constant frequency
in open loop.
In order to control the LV DC bus voltage, a method of operation is pro-
posed for the SRC, where variable frequency and phase shift control in sub-
resonant mode are applied. The benefits and deficits of the method are dis-
cussed and compared to a SRC operated only with frequency control. The re-
view of classic SRC is performed and it motivates the need for pulse removal
technique, in order to avoid a bulky transformer. Four modes of operation
(DCM1, DCM2, CCM1-hybrid and CCM1) are identified and analysed.
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VMvdc
Fig. 4.3: Per-phase configuration of SRC proposed in [112].
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Fig. 4.4: Series resonant converter (SRC) with LC tank on primary side. [99]
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4.2 Review of classic series resonant converter
4.2.1 Theory of operation
In order to fully comprehend pulse removal technique, a review of series
resonant converter modes of operation and control is necessary. Therefore,
consider the first SRC design, with tank on inverter side, as shown in Fig.
4.4, where initially the transformer magnetizing inductance Lm is neglected.
When the two complementary switching pairs (S1, S2) and (S3, S4) are opened
and closed alternately, a square wave voltage Vg of defined frequency Fsw and
duty cycle D is applied to the resonant LC tank while on the rectifying bridge,
the diodes are in operation. The resonant frequency Fr, resonant angular fre-
quency ωr and characteristic impedance of the tank are further defined in
eq. (4.2), (4.3) and (4.3). Vg generates a resonant current ir p in the tank cir-
cuit, which when rectified and filtered is fed into the output voltage network.
The magnitude and shape of the output current is determined by the ratio
between Fsw and Fr. This explanation is valid for all modes of operation
[103]-[104].
Fr =
1
2π
√
LrCr
(4.1)
ωr = 2πFr (4.2)
Zc =
√
Lr
Cr
(4.3)
4.2.2 Possible modes of operation
For a SRC, three modes of operation are possible: sub-resonant mode (Fig.
4.5a and Fig 4.5b), resonant mode (Fig. 4.5c) and super-resonant mode (Fig.
4.5d). In sub-resonant mode, Fsw is lower than Fr, while in super-resonant
mode it’s higher. In resonant mode Fsw is equal to that of the resonant tank,
meaning switching occurs exactly at the zero crossing event of the current.
For both sub-resonant and super-resonant modes, two states of conductions
can exist: continuous and discontinuous. Discontinuous conduction mode
(DCM-Fig. 4.5a) for sub-resonant mode is characterized by the presence of
zero current sub-interval and further exemplified in the Appendix. In that
period, all of the rectifier diodes are reversed biased, until Vg changes sign.
Continuous conduction mode (CCM-Fig. 4.5b is characterized by the reso-
nant tank current reversing polarity before the end of the inverter pulse ends/
transistor pair turns off. Regarding control methods, three different methods
are identified in prior art for sub-resonant and super-resonant mode: fre-
quency control (see Fig. 4.5 a, b, c, d), phase shift control (see Fig. 4.5 e, f) and
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Table 4.1: Inverter switching characteristics for SRC operating modes
Turn on Turn off
Frequency Control Sub-resonant DCM ZVS ZCS
Frequency Control Sub-resonant CCM Hard ZCS
Frequency Control super-resonant ZVS ZCS
Resonant mode ZVS ZCS
Phase shift sub-resonant Hard Hard
Phase shift super-resonant ZVS Hard
Dual control sub-resonant ZVS ZVS
Dual control super-resonant ZVS Hard
dual control (see Fig. 4.5 g, h). By frequency control of excitation voltage Vg,
the effective resonant tank impedance varies with the switching frequency.
The phase-shift method is controlling the excitation voltage to the resonant
tank by changing the duty cycle of the inverter (square wave) voltage, with
constant switching frequency . It can be applied in super-resonant mode (Fig.
4.5e) or sub-resonant mode (Fig. 4.5f). With dual control, a combination of
variable frequency and phase-shift is applied in order to control transformer
primary voltage and the switching current. Dual control in super resonant
mode (Fig. 4.5h) has been published in prior art [114], while the dual control
in sub-resonant mode (Fig. 4.5g) has not been investigated. Pulse removal
technique belongs to this area. Switching characteristics at turn on and off
for frequency, phase shift and dual control are listed in Table 4.1.
4.2.3 Selection of mode of operation and control method
The mode of operation and control method for the SRC are in general se-
lected to suit the application. For example, at low power and high voltage,
applications prefer super resonant and phase shift control [115]-[116] due to
ZVS at turn-on (as mosfets are used) and control simplicity. A three phase
variant of the SRC operated in resonant mode is described in [117] and [41]
and promises efficiency above 99% but lacks controllability, meaning power
is a function of input and output voltage levels. On the other hand, constant
frequency and sub-resonant mode are applied in traction and solid state ap-
plications like [118].
Selection of operating mode and control method are based on inverter
side device selection (mosfet vs. igbt) and application requirements (low
power vs. high power). Considering the high power and medium voltage
application in this case, 6.5 kV IGBTs are proposed on the inverter side, while
6.5kV line frequency diodes are used on rectifier side. Most of the available
publications (and commercial products) which use a resonant topology are
addressing low power and low voltage applications and are using mosfets
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with switching frequencies in the range of hundreds of kilohertz. For those
kind of applications, super-resonant mode is attractive, as it allows ZVS (zero
voltage switching) at turn-on. But, as also stated in [87], the main contribu-
tors to the overall losses with igbt applications are the turn-off losses. Accord-
ing to [119] and [120] the main reason is that these semiconductors are char-
acterized by a bipolar power stage, that, in order to block HV (high voltage),
comprise a considerable large N-base region, which stores a large amount of
charge during the conduction phase of the semiconductor. When the switch
is turned off, this stored charge is evacuated from the semiconductor, causing
tail currents that overlap with the blocking voltage, generating high switch-
ing losses. Therefore, a mode of operation that allows ZCS (zero current
switching) or at least a low current at turn-off needs to be selected. The obvi-
ous mode of operation is therefore sub-resonant mode for IGBT applications.
Another particular reason why sub-resonant operation is attractive and with
reference to Fig. 4.6a is that regardless of switching frequency, during ev-
ery switching period a full resonant pulse is sent to the load. This means if
the converter operates in DCM mode, intervals of zero current will appear.
Further on, if frequency control is implemented, output average power is a
function of number of resonant current pulses transferred to the output, as
seen in Fig. 4.6b. For an SRC operated in DCM mode, a current pulse is
dependent on the resonant capacitor Cr and its voltage VCr, as it determines
the stored charge qs, shown in eq. (4.4), where VCr = 2 ·Vin.
qs = Cr · (2VCr) (4.4)
The relation between output averaged current and stored charge is given
by eq. (42):
iout =
2 · qs
ts
= 2 · qs · Fsw (4.5)
Combining eq. (4.4) into (4.5), will give (4.6):
iout = 8 · Cr · Fsw ·Vin (4.6)
Considering that Pout = Iout ·Vout and V′out =
Vout
N
the previous mentioned
relation between output power and switching frequency is determined in
(43):
Pout =
8 · Cr · Fsw ·Vin ·Vout
N
(4.7)
Thus, if an SRC should be operated only in DCM mode, eq. (43) provides
a simple function, which could be implemented as a feedforward controller.
Low frequency operation means low power output, while high frequency op-
eration will deliver a high power output. On the other hand, the disadvan-
tage of operating the SRC with resonant tank on inverter side in sub-resonant
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mode and frequency control, is that the transformer needs to be designed for
the lowest frequency point and the magnetizing inductance needs therefore
to be considered, as seen in Fig. 4.6c and included in the schematic. Fig. 4.6b
(top) shows how the magnetizing current im varies with frequency, in di-
rect relation with applied volt-seconds. Below lowest operational frequency,
saturation and transformer induced oscillations will occur [121], [122]. A
means of avoiding this must be implemented, otherwise, designing medium
frequency transformers with SRC operated in sub resonant mode is not pos-
sible.
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4.3 Operation principle of the SRC#
4.3.1 Pulse removal technique
Pulse removal technique was initially described in [88] and it is further ex-
plained in following paragraphs. As mentioned previously, sub-resonant
operation and frequency control are optimal for IGBT applications as they
allow soft-switching at turn-off and allow the SRC to control output power.
The question is now, how can the transformer be operated with variable fre-
quency and be designed at highest operating frequency, while avoiding sat-
uration at lower frequency. One possible way and with reference to Fig. 4.8a,
is Vg becomes a function of number of pulses, meaning a pulse with deter-
mined length is applied to the inverter, but the time between pulses varies as
a function of desired power. As the temporal length of every voltage pulse
is fixed, the amplitude of the magnetizing current im will be constant. Fig.
4.8a (bottom) shows the inverter voltage Vg operating at highest frequency,
providing the maximum number of voltage pulses per unit time, while | im |
stays below the defined maximum value. Fig. 4.8a (middle) and (top) in-
dicate that if variable zero voltage periods are inserted between the pulses,
| im | will not go above maximum values, but remain constant. Further on
and with ref. to Fig. 4.8b, if the applied voltage Vg has the same duration as
the resonant pulse irs, then frequency control in sub-resonant mode becomes
possible, allowing the design of the transformer for highest operating point.
In particular, Fig. 4.8b (top) relates to a lower power output (fewer current
pulses) than Fig. 4.8b (bottom), which relates to higher power output. An-
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other aspect worthy of mention is that the length of one Vg pulse needs to
include the impact of rectifier diode reverse recovery time Trec, as seen in Fig.
4.7c.
4.3.2 Resonant tank on inverter or rectifier side
Applying pulse removal technique is successful only if the resonant tank is
placed on the rectifier side of the transformer, as explained in the following.
When the LC tank is placed on the inverter side, Vg is the inverter voltage
and Vo’ is the rectifier voltage reflected on inverter side, the main goal is to
achieve zero volts on transformer primary winding, as soon as the resonant
current reaches zero, thus stopping any flux build-up. Consider the equiv-
alent circuits and corresponding waveforms of SRC with tank on inverter
side (Fig. 4.7a) and with tank on rectifier side (Fig. 4.7b). In the first case,
transformer primary voltage is the rectifier reflected voltage on inverter side,
namely Vo’. Looking at principle waveforms from Fig. 4.7a (a1), it is noticed
that even if Vg is clamped to zero during Q1 sub-interval, the resonant ca-
pacitor voltage VCr is slowly discharged through the magnetizing inductance,
preventing zero volts on the primary winding terminals. During sub-interval
X, the transformer primary winding voltage is equal to the capacitor voltage,
but with an opposite polarity. In other words, it is not possible to have zero
volts on primary winding, even if Vg is zero. Fig. 4.7a (a2) and (a3) show the
primary resonant current irp, magnetizing current im and the magnetic flux
Φ, as a function of Vo’ and time.
In the second case with LC tank on the rectifier side, (see Fig. 4.7b (b1),
the transformer primary excitation voltage will be controlled directly through
Vg, thus limiting the volt-seconds and allowing for lower magnetizing flux, as
seen in Fig. 4.7b (b3). Comparing the shape of magnetizing current im from
Fig. 4.7b (b2) to the one from Fig. 4.7a (middle), it becomes evident why
pulse removal technique is efficient only with the LC tank on rectifier side.
Another feature is that the tank needs to be designed for medium voltage
levels, with impact on insulation, clearance and creepage specifications.
With this arrangement, operating in a sub-resonant mode permits a full
resonant cycle of the LC circuit current to pass within a single switching
cycle of the full bridge, allowing ZVS at turn-on and a low turn-off current
for inverter switches, while the rectifier diodes will experience ZVS at turn-on
and ZCS at turn-off.
4.3.3 Description of SRC#
The series resonant converter with the new method of operation (SRC#) is
depicted in Fig. 4.9 and comprises a full bridge inverter, monolithic 1:N
transformer, resonant tank and medium voltage rectifier. Power flows from
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Vin to Vout. A 3-level variation with half-bridge rectifier is also illustrated in
Fig. 4.10.
The switch pairs (S1/S2) and (S3/S4) as indicated in Fig. 4.12a, operate at
a 50% duty cycle. Determining (S1,S2) as leading leg, will generate Q1 and Q2
sub-intervals (Fig. 4.12b), while if (S3,S4) is the leading leg, will determine
P1 or P2 sub-intervals (Fig. 4.12c). Q and P sub-intervales are explained
later in the chapter. For simplicity, in the following paragraphs (S1, S2) is
considered the leading leg. Commutation of switches on the leading leg is
phase shifted with respect to the conduction of switches on the lagging leg,
with a duration δ, equal to a resonant period, resulting in a quasi-square
excitation voltage as seen in Fig. 4.12a. The applied square-wave voltage is
scaled through the transformer (Vg referred to rectifier side is V′g) and excites
the tank and a resonant tank current irs starts to flow. After rectification and
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Fig. 4.11: Power to frequency relationship, for an SRC#
filtering it is fed into the medium voltage network, Vout. Up to this point
there is no operational difference compared to a constant frequency phase
shift control, which has been reported for operation in super resonant mode,
to achieve ZVS at turn on. As igbts are employed, ZCS or at least a low
current at turn off is highly sought, so the SRC# operates in sub-resonant
mode. The particular case for SRC# is that the implemented phase shift
temporal duration equals to the resonant pulse (Tr/2), as seen in Fig. 4.14a.
This means that as soon as the secondary resonant current reaches zero, V′g
is switched to zero, i.e. the “pulsed voltage is removed”. Now, because
the converter needs to control output power, just like in the case of frequency
control of the classical SRC, also here output power has a linear relation to the
number of resonant pulses transferred per second, as depicted in Fig. 4.11.
Therefore, the pulse pattern of the excitation voltage Vg, is determined by
Fsw and phase shift δ. This means the zero voltage sub-interval has different
lengths for different power levels.
4.3.4 SRC# conduction modes
Considering that SRC# is operating in sub resonant mode, four modes of con-
duction (two discontinuous and two continuous) will appear under steady
state operation: DCM1, DCM2, CCM1-hybrid and CCM1. Switching fre-
quency Fsw and voltage difference ∆V between inverter voltage reflected on
rectifier side Vg’ (where Vg’ = Vg · N) and Vo will determine whether the con-
verter operates in one conduction mode or another. A summary of these
conditions is shown in Table 4.2. Discontinuous and continuous modes are
characterized by the number of half resonant cycles that appear during a half
switching period, with the difference that in DCM modes, a period of no
conduction appears, while in CCM modes the current never ceases to flow.
[103].
DCM1 can occur in the entire operating range (for frequencies from 0 to
Fr) during transient states, when the resonant capacitor voltage is increasing
or decreasing to certain values. DCM2 can occur only for frequencies below
Fr/2, as two half resonant cycles followed by no conduction period are not
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possible above half of Fr. Transition from DCM1 to DCM2 will occur, as soon
as VCr ≥ Vo, implying energy will flow towards output voltage network.
Transition from DCM1 to CCM1-hybrid occurs when Fsw ≥ Fr/2. As ∆V
determines peak resonant current and voltage, when VCr ≥ (V′g + Vo) and
Fsw ≥ Fr/2, transition to CCM1 mode will occur.
A one-cycle operation of SRC# is (regardless of conduction mode) com-
posed of a sequence of linear circuits, each corresponding to a particular
switching interval, as seen in Table 4.3. Every linear circuit is determined by
switching certain switch pairs, as described in Fig. 4.13(a to i) and in Table
4.4. For even further clarification, Fig. 4.14 (a, b, c, d) presents secondary and
primary resonant currents with their corresponding conductive devices per
sub-intervals for every mode of operation.
4.3.5 Equations for subintervals
The time domain is used to investigate the behaviour of the SRC# operated
with variable frequency and phase shift modulation. From the equivalent
circuits, steady state equations of resonant inductor and capacitor voltage
for every mode are derived by Laplace transform. Considering the half wave
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Q2 (g); P2 (h); X (i). [99]
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Fig. 4.14: Secondary (top) and primary (bottom) resonant currents with their respective conduc-
tive devices per sub-intervals in DCM1 (a); in DCM2 b); in CCM1-hybrid (c) and in CCM1 (d).
State plane characteristic of resonant inductor irs vs. resonant capacitor voltage VCr in DCM1
(e); DCM2 (f) ; CCM1-Hybrid (g) and CCM1 (h). [99]
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Table 4.2: SRC# conduction modes and boundary conditions
Mode of operation Range of switching frequency Cap. volt. condition
DCM1 0→ Fr VCr < Vo
DCM2 0→ Fr/2 VCr > Vo
CCM1-hybrid Fr/2→ Fr VCr < V′g + Vo
CCM1 Fr/2→ Fr VCr > V′g + Vo
Table 4.3: Sequence of subintervals for different modes
Mode of operation Subinterval sequence
DCM1 T1-X-T2-X
DCM2 T1-Q1-X-T2-Q2-X
CCM1-Hybrid T1-X-Q1-T2-X-Q2
CCM1 T1-D1-Q1-T2-D2-Q2
symmetry of tank variables, the analysis is performed for half cycle of switch-
ing period for every mode of operation. Similar to [115] the circuit behaviour
of the SRC# under each topological mode can be described using the follow-
ing differential equations, for subintervals T1, D1, T2, D2, Q1, Q2, P1, P2 and
X, where Vt is the resonant tank voltage:
Lr
dirs
dt
+ VCr = Vt (4.8)
Cr
dVCr
dt
= irs (4.9)
Vt =

V′g − Vo , for T1
V′g + Vo , for D1
+Vo , for Q1
−V′g + Vo , for T2
−V′g −Vo , for D2
−Vo , for Q2
VCo, for X
(4.10)
(4.11)
For subinterval X:
Lr
dirs
dt
= 0 (4.12)
Cr
dVCr
dt
= 0 (4.13)
By solving equations eq. (4.8) and eq. (4.9), expressions for irs and VCr
in each subinterval can be derived, with application of the consistent initial
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Table 4.4: Conducting devices for different sub-intervals
Subinterval T1 D1 Q1 P1 T2 D2 Q2 P2 X
Inverter S1 D1 D1 S2 S2 D2 D2 S1 -
Side S4 D4 S3 D4 S3 D3 S4 D3 -
Rectifier D5 D6 D6 D6 D6 D5 D5 D5 -
Side D8 D7 D7 D7 D7 D8 D8 D8 -
V′g sign + + 0 0 - - 0 0 0
Vo sign + - - - - + + + 0
Vt sign + + + + - - - - 0
conditions for each subinterval:
irs =
Vt −VCr(t0)
Zc
sin ωrt + irs(t0) cos ωrt (4.14)
VCr = Vt − (Vt −VCr(t0)) cos ωrt + irs(t0)Zc sin ωrt (4.15)
Considering that Vt = V′g − Vo, the polarity of Vt is determined by the
specific sub-intervals and conductive devices, as seen in Table. 4.4.
DCM1
With reference to Fig. 4.15, DCM1 mode can appear in the entire operational
range and it Is possible only if ∆V ≈ 0 and VCr ≤ V′g. Fig. 4.15 shows on
top the inverter voltage reflected on rectifier side V′g, rectifier voltage Vo and
secondary resonant current irs. Middle graph describes resonant capacitor
voltage VCr, while lower graph indicates the transistors (S1 to S4) switching
pattern.
This mode of operation is composed of following sub-intervals: T1-X-T2-
X. The sub-intervals equivalent circuits are shown in Fig. 4.13 (a), (e) and (i).
Due to symmetry of operation over an entire switching interval, the analysis
is performed over half the switching interval.
DCM1: Sub-interval T1
t0 ≤ t ≤ t1 This sub-interval starts when both S1 and S4 conduct, exciting
the resonant tank with positive voltage V′g. On the rectifier side, D5 and D8
are forward biased and the tank will be exposed to the rectifier voltage Vo.
A positive inductor current rises from 0 with di/dt limited by the resonant
tank elements, as long as V′g > Vo. At t0 = 0, the inductor current is zero due
to the discontinuous nature of the inductor current in this mode. Resonant
capacitor voltage rises from a negative VCr towards a positive value. So,
both irs and VCr increase to positive values. This ensures ZVS turn-on on
inverter side switches S1 and S4 and for rectifier side diodes. During this
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Fig. 4.15: DCM1 characteristic waveforms: top - inverter voltage reflected on rectifier side V′g,
rectifier voltage Vo , resonant secondary current irs; middle - resonant capacitor voltage VCr ;
bottom - corresponding switching pattern. [99]
sub-interval a half resonant cycle ( of duration Tr/2) is allowed to pass. T1
sub-interval finishes when S4 is blocked and S3 starts conducting. By this
time, the resonant current has reached zero while capacitor voltage stabilizes
at +V′g (considering the initial condition for VCr(t0) = −V′g + 2∆V and t = π,
see Fig. 4.16). Following equations are expressions for resonant current and
voltage in DCM1 T1 sub-interval:
irs(t) =
V′g −Vo −VCr(t0)
Zc
sin ωrt (4.16)
VCr(t) = (V′g −Vo)− (V′g −Vo −VCr(t0)) cos ωrt (4.17)
As seen in Fig. 4.16, during transient state, capacitor voltage is increasing
every switching interval with 2 · ∆V from 0 to +V′g. As soon as VCr ≥ V′g,
transition to DCM2 occurs.
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2ΔV
4ΔV
6ΔV
+Vg’
-2ΔV)-(Vg’
DCM1 DCM2
-VCr(0)
Tsw +Vg’
-Vg’ -Vg’
irs
Fig. 4.16: Transition of capacitor voltge VCr from DCM1 to DCM2. [99]
DCM1: Sub-interval X
t1 ≤ t ≤ t2 X sub-interval begins when S1 and S3 are turned-on, while S2 and
S4 are blocked. This means Vg ′ is clamped to zero, inductor current remains
at zero and all rectifier diodes are reversed biased. The equivalent circuit of
this sub-interval can be seen as an open circuit resonant tank. In this time, Vo
drops to VCr level. One half cycle is finished as soon as S1 is blocked, while S2
and S3 conduct. Following sub-intervals T2 and X are analysed with similar
procedure.
irs(t) = 0 (4.18)
VCr(t) = V′g (4.19)
Power flow
To evaluate how much power is delivered during DCM1, the average area
of current waveforms irs during T1 and X sub-interval has to be calculated,
following the steps from eq. (5.1) to eq. (5.1):
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iout = 〈irs(t)〉Tsw =
2
Tsw
∫ t2
t0
irs(t)dt (4.20)
iout = 2 · Fsw · qs (4.21)
qs = 2 · Cr ·VCr (4.22)
iout = 4 · Fsw · Cr ·VCr (4.23)
Pout = Vout · iout (4.24)
VCr = Vg ′ = Vin · N (4.25)
Pout = 4 · Fsw · N · Cr ·Vin ·Vout (4.26)
Comparing eq. (5.1) to eq. (4.6), they differ by a factor of 2. The main
reason is that capacitor voltage on the "classic" SRC (with LC tank on inverter
side) stabilizes at 2 · Vg. For the classic SRC, there are no Q1 or Q2 sub-
intervals (no pulse removal), but only D1 or D2 sub-intervals. The transition
from T1 to D1 will occur, only if VCr ≥ (Vg + V′o).
DCM2
With respect to Fig. 4.17, principle waveforms for DCM2 are shown. As the
name implies two half resonant cycles will appear during a half switching
period. This conduction mode can only appear in the interval [0 to Fr/2] and
if ∆V > 0. Being very similar to DCM1, DCM2 is a sequence of following sub-
intervals: T1-Q1-X-T2-Q2-X, with Q1 and Q2 equivalent sub-circuits shown
in Fig. 4.13(c) and (g). Due to half cycle symmetry only the first three sub-
intervals will be analysed, as the other three are similar but with opposite
voltage and current signs.
DCM2: Sub-interval T1
t0 ≤ t ≤ t1 As S4 is already conducting, S1 switch is turned on and a full
resonant cycle is delivered to the load, while D5 and D8 are forward biased.
During this interval, as the resonant current irs is increasing from 0, resonant
capacitor voltage increases too from −VCr. At t1 = Tr/2, T1 sub-interval is
finished, having again a zero inductor current and maximum VCr. Resonant
inductor current and capacitor voltage equations are similar to DCM1 mode.
DCM2: Sub-interval Q1
t1 ≤ t ≤ t2 During Q1 sub-interval, the inductor current resonates for another
half cycle, until t2 = Tr. During this period, S1 is still on, but S4 is blocked
and S3 starts to conduct. Therefore, the negative current flows through D1
and T3 as seen in Fig. 4.13(c). On rectifier side, D6 and D7 are forward
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Fig. 4.17: DCM2 characteristic waveforms: top - inverter voltage reflected on rectifier side V′g,
rectifier voltage Vo , resonant secondary current irs; middle - resonant capacitor voltage VCr ;
bottom - corresponding switching pattern. [99]
biased and due to this rectifer voltage Vo is negative. Capacitor voltage is
slowly discharged, as VCr > Vo. Resonant current and capacitor voltage are
given in Eq. (4.27) and (4.28). Eq. (4.29) shows where capacitor voltage will
stabilize, when t = t2 = Tr.
irs(t) =
Vo −VCr(t1)
Zc
sin ωr(t− t1) (4.27)
VCr(t) = Vo − (Vo −VCr(t1)) cos ωr(t− t1) (4.28)
VCr(t) = Vo − (Vo −V′g)(+1) = Vo − ∆V (4.29)
DCM2: Sub-interval X
t2 ≤ t ≤ t3 When VCr = Vo − ∆V, another X subinterval begins as resonant
current is zero, while all rectifier diodes are reversed biased. At t3 = Tsw/2,
switch S1 is off and another half cycle begins. Similar to DCM1, in this sub-
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interval, the resonant current is zero and capacitor voltage stays flat, meaning
no power is delivered to Vout.
DCM1: Power flow and peak stress
Equation for power flow is exactly the same as in DCM1. As in DCM1 and
also according to [103], the SRC# is operating similar to a frequency con-
trolled current source in DCM2, implying a linear function between power
and frequency. On the other hand, the slope of the function is slower as
compared to DCM1, due to higher ∆V across the LC tank, In DCM2, Vout is
smaller then in DCM1. This means output power will also be less, but still
proportional to the frequency. Looking at Fig. 6.1a, one notices the slope in
DCM2 is proportional to ∆V and also impacts the resonant peak current (Fig.
6.1b).
Boundary condition
Transition from DCM1 to DCM2 is achieved when:
VCr > Vo (4.30)
CCM1-Hybrid
CCM1-hybrid mode of conduction is described in Fig. 4.18. The name hybrid
is used as very short X sub interval (characterized by zero resonant current)
will appear. First of all, this mode can appear in the switching interval [Fr/2
to Fr] and if ∆V ≈ 0. It is composed of following subintervals:T1-X-Q1-T2-
X-Q2. Similar to other modes of operation, only the first three sub-intervals
will be analysed, as the other three are similar but with opposite voltage and
current signs.
CCM1-Hybrid: Sub-interval T1
t0 ≤ t ≤ t1
During subinterval T1, resonant current irs will start at a low turn on
current ir(t0) and for a period equal to δ · Tsw/2 a resonant cycle is delivered
to the load, as switches S1 and S4 conduct both. Capacitor voltage increases
from a negative VC0 towards a positive value. Resonant current and capacitor
voltage are determined as:
(4.31)irs =
V′g − Vo − VCr(t0)
Zc
sin ωrt + irs(t0) cos ωrt
(4.32)VCr = (V
′
g − Vo)− (V′g − Vo − VCr(t0)) cos ωrt + irs(t0)Zc sin ωrt
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Fig. 4.18: CCM1-Hybrid characteristic waveforms: top - inverter voltage reflected on inverter
side V′g, rectifier voltage Vo , resonant secondary current irs; middle - resonant capacitor voltage
VCr ; bottom - corresponding switching pattern. [99]
The sub-interval ends at t1, as for a very short period, VCr is equal to rectifier
voltage Vo and no current is delivered to the load.
CCM1-Hybrid: Sub-interval X
t1 ≤ t ≤ t2
Next, a different kind of X subinterval appears, as V′g is still applied. The
reason for it is that VCr ≤ (V′g + Vo). The length of T1 and X subintervals
equals with δ · Tsw/2 which is the phase displacement between the inverter
legs. The sub-interval ends at t2, when switch S4 is blocked and switch S3
starts conducting.
irs = 0 (4.33)
VCr = Vt (4.34)
Vout = V′g −VCr (4.35)
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CCM1-Hybrid: Sub-interval Q1
t2 ≤ t ≤ t3
Further on, as soon as phase displacement is implemented, a Q1 subin-
terval will begin and negative resonant current will start to flow. Here, V′g is
clamped to zero and tank voltage Vt equals Vo. From switching point of view,
the inverter switches and rectifier diodes turn on at a low current and turn-
off with ZCS. Resonant tank current and voltage are described in following
equations.
(4.36)irs =
Vo − VCr(t2)
Zc
sin ωr(t − t2) + irs(t2) cos ωr(t − t2)
(4.37)VCr = Vo − (Vo − VCr(t2)) cos ωr(t − t2) + irs(t2)Zc sin ωr(t − t2)
Following T2, X and Q2 subintervals are complementary, but with oppo-
site sign.
CCM1-Hybrid: Power flow
Compared to DCM1, the power to frequency relation in CCM1-hybrid is
slightly non linear and described in Eq. 5.6. Derivation of power output
equation is mentioned Appendix A.3 and it follows the procedure from [123].
M =
Vo/N
Vg
(4.38)
γ =
Fr · π
Fsw
(4.39)
(4.40)Φ = 1 +
2 · atan( (Vg+cos(γ)·(2·Vo−Vg))(sin(γ)·(2·Vo−Vg)) )
γ
(4.41)A =
(1− cos(Φγ)) · ((2M − 1) · cos(γ) + 1)
cos(γ)− cos(Φγ)
(4.42)Pout = Vg2 · ωsw · Cr ·
1
π
· A
Boundary condition
Transition from CCM1-hybrid to CCM1 is achieved when:
VCr > V′g + Vo (4.43)
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CCM1
Final mode of conduction is characterized by the waveforms from Fig. 4.19
and it is composed of following subintervals: T1-D1-Q1-T2-D2-Q2, with D1
and D2 equivalent circuits shown in Fig. 4.13(b) and (f). This mode appears
only above Fr/2 and if ∆V >> 0, showing a highly nonlinear relation between
power and switching frequency and it should be avoided as it increases turn-
on losses. Only first half cycle is analysed as the other half cycle is symmetric
and complementary.
CCM1: Sub-interval T1
t0 ≤ t ≤ t1 Similar to CCM1-hybrid, T1 sub-interval starts at a current irs > 0,
but with larger magnitude, impacting turn-on losses. Also in this sub-interval
a resonant cycle is delivered to the load until t = t1, when the resonant cur-
rent reaches zero and capacitor voltage is reaching its peak value. Lower
equations describes the two parameters.
(4.44)irs =
V′g − Vo − VCr(t0)
Zc
sin ωrt + irs(t0) cos ωrt
(4.45)VCr = (V
′
g − Vo)− (V′g − Vo − VCr(t0)) cos ωrt + irs(t0)Zc sin ωrt
CCM1: Sub-interval D1
t1 ≤ t ≤ t2
As a positive V′g is still applied to transformer windings and VCr > V0,
a negative current flows through the resonant tank. This means on inverter
side, diodes D1, D4 are conducting, while on rectifier side D6 and D7 are
forward biased. The capacitor voltage is slowly discharing. Equations for
resonant current and capacitor voltage are described as follows:
(4.46)irs =
V′g + Vo − VCr(t1)
Zc
sin ωr(t − t1) + irs(t1) cos ωr(t − t1)
(4.47)VCr = (V
′
g + Vo)− (V′g + Vo − VCr(t1)) cos ωrt + irs(t1)Zc sin ωr(t − t1)
Sub-interval D1 is ended at t = t2, when switch S4 is turned off and S3 is
turned on.
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Fig. 4.19: CCM1 characteristic waveforms: top - inverter voltage reflected on inverter side V′g,
rectifier voltage Vo , resonant secondary current irs; middle - resonant capacitor voltage VCr ;
bottom - corresponding switching pattern. [99]
Sub-interval Q1
t2 ≤ t ≤ t3 By turning off switch S4, applied inverter voltage Vg is clamped
to zero. A negative current is still flowing, but through switch S3 and diode
D1, while D6 and D7 are still forward biased. The capacitor voltage is still
discharging. This sub-interval will end at t = t3, when switch S1 is turned-off
and S2 is turned-on. Equations for resonant current and capacitor voltage are
given below:
(4.48)irs =
Vo − VCr(t2)
Zc
sin ωr(t − t2) + irs(t2) cos ωr(t − t2)
(4.49)VCr = Vo − (Vo − VCr(t2)) cos ωr(t − t2) + irs(t2)Zc sin ωr(t − t2)
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CCM1: Power flow
Considering the power flow equation for CCM1 mode of operation, eg. (5.7)
is derived. In CCM1, the relation between power and frequency is highly
non-linear, making this mode of operation not favourable. Derivation of
power output equation is mentioned in apendix A.4 and it follows the proce-
dure from [123].
(4.50)Pout = Vg2 · ωsw · Cr · M ·
2
π
· B
(4.51)B = [
cos(γ)− 1 + 2M cos(γ(1−Φ))
− cos(γ(1−Φ))− cos(γ) ] · cos(Φγ) + M · (cos Φγ + 1)
(4.52)Φ =
δ
2
+
1
λ
· Qs · sin M
4.3.6 Resonant tank stress
For proper component selection, the peak stress level has to be considered.
The peak current level will occur in sub-interval T1 at π/2, while peak voltage
at π. Considering Eq. (4.53) to (4.57), following parameters are defined: nor-
malized output voltage M, converter quality factor Qs, normalized switching
frequency γ, constant K and load resistance Rload. The equations are valid for
all modes of operation.
M =
Vo/N
Vg
(4.53)
K =
Qs · γ
2
(4.54)
Qs =
1
ωr · Cr · Rload
(4.55)
γ =
Fr · π
Fsw
(4.56)
Rload =
V2out
Pout
(4.57)
Similar to [103] eq. (4.58) and (4.59) will predict the peak resonant tank
voltage Vpk and current stress Ipk in all modes of operation.
Ipk = ωr · Cr ·Vg · (M(K + 1)− 1) (4.58)
Vpk = M · K ·Vg · N (4.59)
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4.4 Comparison of SRC vs. SRC#
This subchapter is based on the works from [124] and [125].
4.4.1 Ratings and characteristical waveforms
.
The two variants of the series resonant converter with their operational
principles and characteristic waveforms are illustrated in Fig. 4.20. The ini-
tial topology, the classic SRC operated in sub-resonant mode with variable
frequency is in Fig. 4.20a, while the proposed topology SRC#, evolved from
the SRC, is shown Fig. 4.20d. Both topologies are imagined for a 10MW tur-
bine converter and their common ratings are presented in Table. 4.5, while
the differences in ratings are shown in Table. 4.6. Comparing the conduction
modes of SRC with SRC# between Fig. 4.20c and 4.20f, it’s easy to see the
addition of CCM1-hybrid for SRC#. Similar, comparing Fig. 4.20b with Fig.
4.20e, one of the main difference between the two topologies is the shape of
the applied excitation voltage: for the SRC, Vg has a constant 50% duty cycle
with variable period, while for the SRC#, the applied voltage pulse width
is equal to one resonant cycle regardless of switching frequency, while the
distance between the pulses is inverse proportional to the applied power.
Table 4.5: Common ratings for SRC and SRC#
Parameter Value
Nominal power, Pn 10 MW
Nominal input voltage, Vin ± 2kV
Nominal output voltage, Vout ± 50kV
Insulation level ± 75 kV
Inverter 4x3 in parallel IGBT(6500V-x-750A)
Rectifier 4x40 in series diode (6500V-x-750A)
Table 4.6: SRC and SRC# Comparison of ratings. Ibase = 2500A, Vbase = 4000V
Topology Parameter Value
Frequency range Fsw 200-1000 Hz 0-1000 Hz
Resonant capacitor Cr 78 uF 0.250 uF
Resonant inductor Lr 250 uH 78000 uH
Magnetizing inductance Lm 100 mH 10 mH
Transformer core weight Fe 880 kg 800 kg
Transformer winding weight Cu 2200 kg 340 kq
Resonant capacitor energy Ecap 10000 J 10000 J
Resonant inductor energy Eind 10000 J 10000 J
Resonant tank voltage stress Vpk 2pu 25pu
Resonant tank current stress Ipk 2pu 0.2pu
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Fig. 4.20: SRC vs SRC# : a) classic SRC operated with variable frequency in sub-resonant mode
and with LC tank on primary side; b) Example of variable frequency operation for SRC, with
characteristical waveforms for inverter voltage Vg, secondary resonant current irs and trans-
former magnetix flux Φm; c) corresponding modes of operation of resonant current for SRC; d)
SRC# with variable frequency and phase shift in sub-resonant mode and LC tank on secondary
side; e)Example of variable frequency operation for SRC#, with characteristical waveforms for
inverter voltage Vg, secondary resonant current irs and transformer magnetix flux Φm; f) corre-
sponding modes of operation of resonant current for SRC#.
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4.4.2 Transformer ratings
As also presented in [124], for the comparison of transformer ratings, a single
phase transformer is suggested for both variants. Each transformer has a
monolithic design, meaning only one primary and secondary winding as
seen in Fig. 4.21a. A standard C-core structure, based on amorphous core
material is preselected, for example [126]. Two design variants are proposed
based on Table. 4.7 and shown in Fig. 4.21b. and c. As already seen, the major
disadvantage of the SRC is that the transformer needs to be designed for the
lowest operating frequency, which was selected to be 200 [Hz], impacting the
transformer winding weight, increasing it almost 7x more then the SRC#. The
other big disadvantage is that operation below 0.2 pu is not possible, limiting
even more the ammount of annual energy production.
Y
T2
W
X
Dins
a) b) c)
Fig. 4.21: Proposed transformer drawing a); SRC transformer b); SRC# transformer c).
Table 4.7: Transformer specifications for SRC and SRC#
Parameter SRC SRC#
Np-Primary turns 92 (92 layers x 1 Turn),foil 20 (20 layers x 1 Turn), foil
Ns-Secondary turns 2300 (92 layers x 25 Turns),foil 500 (20 layers x 25 Turns), foil
Bsat-Saturation flux density 1.5 T 1.5 T
Foil thickness 0.001 m 0.001 m
Core material Amorphous Metglas 2605SA1 Amorphous Metglas 2605SA1 [126]
Oil dielectric strength 10 kV/mm midel 10 kV/mm midel
Oil type Ester based dielectric oil Ester based dielectric oil
MFe-Core weight 880 ≈ 800 kg
MCu-Windings weight 2200 ≈ 380 kg
MOil-Oil weight 1200 ≈ 400 kg
X-Core window height 1 m 1 m
YD-Core window width 0.334 0.19 m
T2-Core build 0.16 m 0.16 m
W-Core ribbon width 0.213 0.213 m
Dins - primary to secondary distance 0.025 m 0.025 m
Lm - magnetizing inductance 125 mH 10 mH
Operational Fsw 200 - 1000 Hz 0 - 1000 Hz
Windings layout 1 primary + 1 secondary 1 primary + 1 secondary
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4.4.3 Simulated efficiency
To compare the losses for SRC and SRC#, the semiconductor and transformer
loss model detailed in the Appendices A.1 and A.2 were employed. Compar-
ing Fig. 4.22a and Fig. 4.22b, it is noticed that the semiconductor losses are
very similar between the SRC and SRC#. The major difference is in the trans-
former total losses, where the increased number of windings plays a major
role. The increased winding losses exhibit higher losses due to the skin and
proximity effects, which are increasing the windings ac resistance. In the case
of the SRC, the winding losses are proportional to the output power, increas-
ing up to 6% of nominal power at 1000 Hz. On the other hand, losses are
kept below 1.5% for the whole operating range.
a) b)
Fig. 4.22: a) SRC estimated losses; b) SRC# estimated losses
4.4.4 Operational range and resonant tank stress
In the first case of SRC, as the transformer was designed for 200Hz, meaning
0.2 pu operational frequency, the topology is not able to deliver power below
this point, otherwise, the transformer will enter saturation mode. Assuming
DCM mode of operation and the LC tank position on the primary side, both
voltage and current peak levels will reach 2.0 pu, where the base values are
referenced to the input side (Vbase = 4000V, Ibase = 2500A).
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For the SRC#, the transformer will be designed for 1000 Hz, or 1.0pu, and
due to pulse removal technique, the converter will be able to deliver power in
full operational range. As the LC tank will be positioned on the rectifier side,
the tank will experience the output network voltage, but the current stress
will be minimized in proportion to the transformer turns ratio.
4.5 Conclusions
A variant of the single phase series resonant converter with LC tank located
on the secondary side is proposed as a good candidate for the high power
dc/dc converter. As the DC turbine converter does not require bidirectional
power flow, the use of active switches on the ±50kVdc side is removed. One
monolithic rectifier with series connected diodes and one monolithic trans-
former configuration are proposed. The SRC# will excite the transformer
primary winding with the so-called pulse removal technique. The modified
pulse-pattern assumes variable frequency and phase-shift commutation on
inverter side, allowing regulation of power from nominal level to zero. Two
discontinuous and continuous mode have been identified, with DCM1 con-
sidered as the most favourable mode of operation, as it alows linear power
to frequency operation. This attractive mode allows the control of LV side
dc-link voltage control. Compared to a classic SRC operated in sub-resonant
mode, the SRC# promises a flat efficiency of 98.5% in entire operational range
and allows the design of the medium frequency transformer for the higher
operating frequency, while on rectifier side, due to soft-switching and natural
comutation, line frequency diodes are a feasible solution.
After basic analysis of the conduction modes and principle operation, a
control architecture is proposed and discussed in following chapter.
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Summary
Principle and control architecture are introduced for the SRC#. Two con-
troller architectures are presented: the first one proposes a feedforward con-
troller that acuratelly predicts for ideal models power to frequency relation,
while a second architecture is based on a feedforward and gain scheduled
PI controller, to compensate for the impact of non-idealities. Both controller
have been investigated on a 10MW simulation model and experimentally val-
idated on a 5000V, 10kW laboratory setup. The second architecture achieves
low steady state error and good enough dynamics during power ramps and
voltage steps.
5.1 Principle of control
5.1.1 AC wind turbine vs. DC wind turbine
There are fast and slow control dynamics involved in the control of a wind
turbine, as the main goal is to maximize the power production based on
the available wind power. The DC/DC converter will be the main buffer
between the generator converter and the grid. For a state of the art-full-scale
back to back converter, the main objective of the generator-side converter is to
extract the maximum power from the wind, while the control of the grid side
converter is mainly to keep the DC-link voltage constant [127]. Looking at
Fig. 5.1a and b, the principle of control for grid side converters in an AC wind
turbine and DC wind turbine are shown. The goal of the DC/DC converter
will be to manage the LV side DC Link voltage, as it will experience transients
due to the change of power produced by the generator. In other words,
increase in produce power results in voltage overshoots, while its decrease
results in voltage undershoot. These voltage variations due to power changes
have to be compensated through charge and discharge of the DC link [127].
5.1.2 Functional requirements
Beside DC-link control, the DC/DC’s controller needs to fulfill a set of func-
tional requirements, as described in Table. 5.1.
5.2 Proposed controller structure
In the following paragraphs, open loop vs.closed loop operation for the SRC#
are discussed. Two control architectures are presented and based on a feed-
forward controller obtained from power to frequency relation. Extensive
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Torque Control
Gen. side Ctrl
Fig. 5.1: Principle of control and sensor location : AC wind turbine a); DC wind turbine with
SRC# b)
Table 5.1: Controller functional requirements
No Function
1 Allow steady state generator across intended operating range
2 Ensure steady-state error in output power (current) is below specified value
3 Allow start-up from de-energized
4 Allow stop to de-energize
5 Allow large signal ramp-up/ramp-down of Pre f acc. to specified dP/dt value
6 Allow small-signal reference following of Pre f up to 3dB bandwith of XX Hz
7
Allow large-signal disturbance rejection (Change in Vout) acc. to spec. dV/dT and ∆Vout
values
8 Allow small-signal disturbance rejection (Change in Vout) acc. to spec. of XX Hz
9 Allow automatic primary response (dP/dt) outside dead band
10 Allow fast run-back upon overvoltage
11 Allow detection of network fault (short circuit) by means of overcurrent & undervoltage detection
12 Allow protection by blocking & disconnecting upon relevant defects
13 Immunity to impressed harmonic in Vout (susceptibility)
work was performed in [128], [129] and the results obtained are further dis-
cussed.
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5.2.1 Motivation for closed loop control
In [73] and [47], the SRC is proposed as an intermediate stage for a trac-
tion converter, with the main functionality of adapting two DC voltage lev-
els. Operation in sub-resonant mode at constant frequency and open loop
is proposed. The obvious question would be why not the same approach
should be followed for a wind turbine application? One of the reasons is
that any voltage disturbance on LV or MV side will impose a heavy CCM1
mode of operation, which translates to higher current and voltage stress.
Further on, variations on MV side will be mirrored on LV side, thus increas-
ing/decreasing the voltage level. This will impact the control of the active
rectifier, which is using MPPT for maximum power extraction. Further on,
even in steady state operation, it is expected that due to ohmic losses, the
LV side DC-link will have variations. In the case of traction converters, the
fron-end rectifier has the main goal of controlling the DC-link voltage, which
is opposite for a wind turbine application.
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Fig. 5.2: Proposed controller architectures [128], [129]
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5.2.2 Quasi-open loop operation and Feedforward controller
The first controller structure, based on quasi-open loop operation is illus-
trated in Fig. 5.2a and is implemented with a feedforward controller. As
explained in Chapter IV, the SRC# will experience four different modes of
operation, determined by the switching frequency and the voltage drop ∆V
between input and output voltage levels. In each mode of operation, power
is a function of number of pulses delivered to the MV grid. The feedforward
controller emulates the power to frequency relation and it requires as input
Pre f , measured Vin and Vout.
1 p.u. = 10 MW
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Fig. 5.3: Power to frequency relation a); 3d surface plot of power to frequency relation b).
Power to frequency relation
To properly implement the feedforward controller, the power to frequency
relation in each mode of operation are identified and presented in Appendix
A.3 and A.4.
Power flow in DCM1 and DCM 2:
Pout = 4 · Fsw · N · Cr ·Vin ·Vout (5.1)
Compared to DCM1, the power to frequency relation in CCM1-hybrid is
slightly non linear and described in Eq. 5.6.
M =
Vo/N
Vg
(5.2)
γ =
Fr · π
Fsw
(5.3)
(5.4)Φ = 1 +
2 · atan( (Vg+cos(γ)·(2·Vo−Vg))(sin(γ)·(2·Vo−Vg)) )
γ
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(5.5)A =
(1− cos(Φγ)) · ((2M − 1) · cos(γ) + 1)
cos(γ)− cos(Φγ)
(5.6)Pout = Vg2 · ωsw · Cr ·
1
π
· A
Considering the power flow equation for CCM1 mode of operation, eg.
(5.7) is derived. In CCM1, the relation between power and frequency is highly
non-linear, making this mode of operation not favourable.
(5.7)Pout = Vg2 · ωsw · Cr · M ·
2
π
· B
(5.8)B = [
cos(γ)− 1 + 2M cos(γ(1−Φ))
− cos(γ(1−Φ))− cos(γ) ] · cos(Φγ) + M · (cos Φγ + 1)
(5.9)Φ =
δ
2
+
1
λ
· Qs · sin M
The main goal of the feedforward controller is to apply the proper switch-
ing frequency to the modulator for power control. The operating point where
Pre f is delivered to the grid is further defined by δV, which is the voltage dif-
ference between Vin and Vout. As mentioned previosuly, there’s a linear char-
acteristic between power and frequency, if operation in discontinuous mode
is considered. On the other hand, voltage variations on input and output side
could occur, impacting the power to frequency characteristic and giving it a
non-linear shape.
Due to this fast, implementing an inverse function of the non-linear ana-
lytical equations during CCM1-hybrid and CCM1 is challenging. The method
proposed in [128], [129], assumes linearization of the power curves obtained
from the analytical equations. The power to frequency analytical curves are
exposed in Fig. 5.3. A search algorithm is further described in [128] and em-
ploys a 2D look-up table, generated from the linearization of the non-linear
power curves. In Fig. 5.3b, a 3D plot of the power curves with respect to
switching frequency and the output voltage is depicted. The linearized map
is composed by power curves at constant frequency and power curves at
constant output voltage.
5.2.3 Closed loop operation with Feedforward controller
The previous control architecture based on the feedforward controller as-
sumes operation with a lossless and ideal converter. Therefore, for a realistic
approach, where non-idealities and ohmic losses are included, the feedfor-
ward controller should be modelled with analytic equations that incorporate
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the previous. This is not a trivial task so to compensate for this, a gain sched-
uled PI controller is added in parallel and compensates for the error, as seen
in Fig. 5.2b. The process of determining the SRC# transfer function and tun-
ing of the PI are elaborated in [128] Experimental validation of both types of
controllers is presented in Chapter 8.
5.3 Controller performance
To illustrate the steady state operation of the target converter, a PLECS simu-
lation model was built and runned at different switching frequencies, in the
range 0 to 1000 Hz, while voltage difference ∆V between input and output
voltage was close to 0.1%, facilitating the operation in DCM1. The relevant
experimental waveforms are further illustrated in Chapter 8.
Simulated results are shown in Fig. 5.4 and point out that output power
is related to the applied switching frequency (cf. Fig. 5.4 a, b). As the con-
verter operates in DCM1, peak resonant current and voltage are constant in
the whole operating range. Fig. 5.4 b, c and d are zoomed in windows of
the principle current and voltage waveforms (primary current irp, secondary
current irs, inverter voltage Vg, capacitor voltage VCr, magnetizing current im)
and they also demonstrate how pulse removal technique impacts the magne-
tizing current, keeping it constant, regardless of applied frequency. Another
aspect worthy to mention is that at very low switching frequency Fsw < 50
Hz, the converter output current becomes discontinuous, as seen in Fig. 5.4a-
(bottom). Looking at Fig. 5.5, ramp and step responses are shown. Fig.
5.6 illustrates a 10% step down in output voltage and the imediat impact on
primary side current is seen. A jump from 1.8 pu to 5.0 pu is noticed, but
the controller begins to decrease the switching frequency and the current de-
creases to ≈ 2.0pu. Further on, in Fig. 5.7 a 10% step in voltage implemented.
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Fig. 5.4: Simulation results: steady state operation in DCM1 with steps in switching frequency
(a); zoomed in windows of principle waveforms (primary resonant current irp, magnetizing
current im, inverter voltage Vg and resonant capacitor voltage Vcr at 900 Hz (b), 450 Hz (c) and
150 Hz (d). [99]
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Fig. 5.6: Step down in output voltage: a) Pout vs. Pre f ; b) Fsw; c) Output voltage; d) Input voltage;
e) Inverter voltage; f) Primary side current; g) Resonant inductor current; h) Resonant capacitor
voltage; i) Rectifier voltage
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Fig. 5.7: Step up in input voltage: a) Pout vs. Pre f ; b) Fsw; c) Output voltage; d) Input voltage;
e) Inverter voltage; f) Primary side current; g) Resonant inductor current; h) Resonant capacitor
voltage; i) Rectifier voltage
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5.4 Conclusions
This chapter has discussed control aspects regarding the medium voltage,
megawatt SRC#. Two controller architectures are identified: first approach
assumes a feedforward controller that emulates the power to frequency rela-
tionship in 4 modes of operation (DCM1, DCM2, CCM1-Hybrid and CCM1),
predicting accurately the necessary frequency for certain reference power.
The second approach, proposes the addition of a gain scheduled PI con-
troller that corects the deviations of the feedforward controller due to impact
of non-idealities such as: ohmic losses, transformer stray capacitances and
rectifier snubber circuits.
The impact of non-idealities on the circuit’s characteristical waveforms
and sensitivity studies are further illustrated in the following chapter.
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Summary
Peak resonant current and voltage stress variation to switching frequency are
presented. LC tank, transformer and rectifier sensitivity to circuit parame-
ters and specifications is performed. The choice of resonant capacitor and
inductor has a direct impact on converter performance, selection of semicon-
ductors and design of transformer. The impact of transformer magnetizing
inductance on primary resonant current waveform and switching losses is
investigated. The challenges in building a high voltage rectifier, with focus
on diode voltage balancing, impact of snubber components and valve me-
chanical stray parameters are discussed and finally impact of non-idealities
on the characteristic waveforms is shown.
6.1 Peak resonant current and voltage stress
The operation of SRC# in discontinuous conduction mode from 0 to maxi-
mum selected switching frequency, while the voltage difference between pri-
mary side reflected voltage and output voltage is ≈ 0, guarantees a linear
function between switching frequency and power, a constant resonant ca-
pacitor peak voltage and resonant peak current. If input dc link voltage is
considered constant and seen as an infinite power bus, voltage variation on
output side will impact power to frequency function, presenting a non-linear
characteristic. The reason is that the operation of SRC# cease to exist in DCM1
and transitions to CCM1-Hybrid or even CCM1.
As LC tank peak current and voltage will determine the specifications
for semiconductors and resonant tank parameters, it is neccesary to estab-
lish which are the maximum accepted voltage drops on the output MVDC
link and which are the maximum peak current and voltage stress. These pa-
rameters will serve as input variables for a design guide line. Evaluation of
stress is determined through the analytical equations from previous Chapter
IV. Fig. 6.1(a,b and c) shows the good agreement between analytical values
and simulation results, within operation range of 0 to 1000 Hz and for dif-
ferent ∆V values (which is the voltage difference between reflected primary
side voltage and rectifier voltage). Looking at Fig. 6.1a, a power to frequency
characteristic in DCM1 is shown on the black line, with a linear characteristic.
As soon as a ∆V is increased, the P(Fsw) characteristic displays increasing
nonlinearity above Fsw/2. In Fig. 6.1(b and c), if operation in DCM1 is consid-
ered, the peak current and voltage are the same in entire operational range.
Increasing ∆V (meaning a larger output voltage difference between input and
output voltage levels, compared to nominal specifications), will impact both
peak current and voltage. It is observed in Fig. 6.1e, the resonant current’s
peak value is proportionaly increased with ∆V while the converter operates
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(a)
(b)
(c)
Fig. 6.2: 3D surfaces of : a) Power to frequency and output voltage characteristic; b) Resonant
capacitor voltage to frequency and output voltage characteristic; c) Resonant inductor current to
frequency and output voltage characteristic.
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at the same frequency of 900 Hz. For this case, the converter can operate
close to DCM1, with ∆V = 5%. Fig. 6.1f concludes the fact that capacitor
voltage is output power dependent. Assuming a ∆V of 10%, with relation to
Fig. 6.1a, nominal power is now being delivered at ≈ 825 Hz, rather then at
1000 Hz. At the same frequency, it is noticed that peak current has increased
from 1.8 pu. to 2.1 pu, while capacitor voltage from 1.0 pu. to 1.25 pu. This
means, when designing the converter LC tank, one has to consider a vari-
ation of +25% above nominal voltage and current specifications, to allow a
safe margin with a 10% output voltage variation. Another aspect necessary
to mention is that the converter efficiency will decrease for a ∆V higher than
5%. The 3D plots equivalent to Fig. 6.1(a,b and c) are shown in Fig. ?? a,b
and c.
6.2 LC tank sensitivity to specifications
Converter’s nominal specifications will determine the selection of LC tank
parameters, namely the resonant capacitance Cr and resonant inductor Lr.
The tank values will also determine peak ratings, that determine the selection
of inverter and rectifier side semiconductors. As the position of the tank
is located on rectifier side, meaning exposure to high voltage potential, a
high resonant capacitance value and resonant inductor value could lead to
technical challenges in building the resonant tank.
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Fig. 6.3: Variation of primary peak current irp,pk with nominal power level Pn
Variation of primary peak current irp,pk to nominal power level Pn is pre-
sented in Fig. 6.3a. One could also say that a large characteristic impedance
Zc (present at the highest end of power and voltage specifications) will lead
to a high peak current. This parameter is also crucial in determining the
number of parallel modules on inverter side and selection heat sinks thermal
impedance.
Looking at Fig. 6.5, variation of primary current irp and inverter voltage
Vg with selected switching frequency, for the same power level, clearly shows
121
Chapter 6. Sensitivity studies of SRC#
a) b)
C
u
rr
en
t 
[A
],
 V
o
lt
ag
e 
[V
]
V
o
lt
ag
e 
[V
]
100 kV
Fig. 6.4: a) Variation of primary current irp and inverter voltage Vg with switching frequency; b)
Variation of resonant capacitor voltage VCr with switching frequency.Cr and Lr are recalculated
for every step.
that in order to send the same power at low frequency, the pulse duration
increases while the opposite occurs at higher frequency. The variation of
resonant capacitor voltage Vcr with selected switching frequency is identified
in Fig. 6.5b.
Cr Lr
Vout
IoutIrec
Fig. 6.5: Output capacitor voltage ripple, output filterd and rectified current for 1000 Hz and 100
Hz.
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6.2.1 Output voltage ripple and current waveform
According to [130], operation with variable frequency in DCM mode will not
be adversely affected by the wide range of switching frequency variation, as
the low frequency operation coincides with the low output current, where
less filtering is required. Therefore, the output capacitor value is determined
by the maximum power point, which will occur at the highest frequency.
Output capacitor voltage and rectified current waveform for two different
frequencies are illustrated in Fig. 6.5.
6.2.2 Device waveforms
Igbts’ and rectifier diodes’ switching and conduction waveforms are pre-
sented in Fig. 6.6, while the switching characteristics per mode of operation
are illustrated in Table.
Table 6.1: Device switching waveforms per mode of operation
Mode of operation
Inverter
Rectifier
Leading leg Lagging leg
Turn-on Turn-off Turn-on Turn-off Turn-on Turn-off
DCM ZVS Low current ZVS Low current ZVS ZCS
CCM1-Hybrid ZVS
Low current
or ZCS
ZVS Low current ZVS ZCS
CCM1 Hard SW ZCS ZVS Low current ZVS ZCS
It is noticed that regardless of operating mode, the rectifier diodes have
the same characteristics at turn-on and turn-off, meaning soft-switching is
not sensitive to change in operating mode. For the IGBTs, CCM1 exibits hard
switching at turn-on.
6.3 Transformer
6.3.1 Magnetizing inductance impact
One of the transformer’s design drivers is high power density. This implies a
small core geometry and copper volume (which is translated into low number
of winding turns or a low magnetizing inductance). Looking at Fig. 6.7a and
b the variation and impact of the magnetizing inductance Lm on primary
resonant current irp indicates that for high Lm values, the total turn-off losses
decrease considerably.
Understanding the relationship between the transformer’s magnetizing
inductance and turn off losses, helps the designer to impose a limit on Lm.
In other words, if converter specifications are known, the maximum accepted
ratio of magnetizing current to peak primary current determines the con-
verter’s figure of merit. With respect to Fig. 6.8, if the ratio im to irp is
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selected to be 1%, Lm will have a variation from 15mH to aprox. 45mH, for a
power range of 5 to 15MW. On the other hand, for 5% ratio, the range of vari-
ation will be 3mH to 10mH. Thus, the user pre-defined ratio or acceptable
turn-off losses will also impact the transformer geometry.
Further on, as mentioned earlier, if the resonant inductor should be incor-
porated in the transformer’s own leakage inductance, one notices from Fig.
6.8, that for 1% ratio of im to irp, the leakage inductance should not be higher
then 0.55% of Lm. In practice, transformer’s with 1 to 2% leakage inductance
are considered to be very good designs, so one could say it would be chal-
lenging to incorporate the resonant inductor in the transformer and have low
turn-off losses. But, if a ratio of 5% of im to irp is acceptable (meaning lower
transformer volume and weight, but higher turn-off losses on the IGBTs), the
leakage inductance should not be higher then ≈ 2.8%. Eq. for determining
range of im and Lm,max are shown in 6.2 and 6.2.
im = kc · irp,pk , kc ε [1.0− 5.0]% (6.1)
Lm,max =
Vin
4 · kc · Fsw · irp,pk
(6.2)
6.3.2 Magnetizing current asymmetry
One important issue that needs to be addressed is the magnetizing current
assymetry as seen in Fig. 6.9. The position of the LC tank on the rectifier
side, implies that the inverter side current is susceptible to the non-ideal
behavior of the semiconductor switches, meaning dc-voltage components can
be applied to the transformer. This fact increases the risk of transformer
saturation. Different methods have been proposed to alleviate this issue, one
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of them being the "magnetic ear" proposed in [131], where a smaller size
auxiliary core is attached to the transformer and shares the magnetic path.
The particular transducer sense the flux through a non-invasive method and
helps on balancing the transformer flux.
6.4 Rectifier
A methodology for characterization of medium voltage (MV), medium fre-
quency (MF) rectifier valve was proposed in [132]. For a rectifier assembled
with series connected diodes, static and dynamic voltage balancing are cru-
cial and not just needed, and it is relevant to evaluate the sensitivity to the
diode’s parameter variation, snubber component tolerance, influence of tem-
perature and the distributed stray capacitance of the mechanical system. The
valve designer has to address this issues, before selecting the type of diode
(fast or slow reverse recovery), type of cooling, valve orientation and to de-
termine which parameter has the largest impact on sensitivity.
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6.4.1 Fast vs. slow reverse recovery diodes
High voltage bipolar diodes are widely used in different converter applica-
tions, such as snubber diodes, blocking diodes or anti-parallel diodes. For
applications requiring of 3.3 kV, 4.5 kV or 6.5 kV, the silicon bipolar diodes
suffer from high switching losses at turn off due to the high reverse recovery
current and recovery duration [132]. In a pwm converter with high di/dt, the
diode losses will limit the operating (switching) frequency of the converter.
Looking at Fig. 6.10a, the current and voltage characteristic of the reverse
recovery process for a soft-recovery diode are shown. As explained in [133],
when turning from the conductive into the blocking state, the internal diode
storage charge will be discharged, causing a current to flow in the opposite
direction. The maximum possible peak reverse recovery current IRRM is com-
puted as acc. to eq. 6.3, while total charge Qrr that flows from the diode to
the outer circuit is calculated with eq. 6.4, by knowing the reverse recovery
time trr
IRRM ≤
√
2 ·Qrr · −
diF
dt
(6.3)
Qrr =
IRRM · trr
2
(6.4)
Reverse recovery and forward characteristic
Considering the forward voltage characteristics of a fast and slow diode from
Fig. 6.10b and turn-off characteristics from Fig. 6.10c, it is proposed to em-
ploy slow recovery diodes at elevated frequency. This seems plausible as
these devices are optimized for low conduction losses and low leakage cur-
rent, while fast diodes are optimized for low reverse recovery, but suffer from
increased conduction losses. With respect to Fig. 6.10d, reverse recovery for
a 6.5kV slow diodes for soft and hard switching are presented. Further on,
consider the soft-switching characteristics of the SRC# for rectifier diodes,
meaning ZVS at turn-on and ZCS at turn-off, it is expected that for sinu-
soidal current waveform as in Fig. 6.10c, the diodes should experience a low
reverse recovery.
6.4.2 Voltage balancing on series connected diodes
Voltage symmetry needs to be guaranteed in series connection of commutat-
ing semiconductors, mainly during (i) turn-on, (ii) turn-off and (iii) blocking
state. The same applies for the rectifer diodes. Under quasi-static reverse
voltage (blocking), the variation of leakage current (caused by manufacturing
variation) may lead the devices with the lowest leakage current into avalanche
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diodes forward characteristic; c) Reverse recovery for different Qrr ; d) Slow diode reverse recov-
ery for square and sinusoidal di/dt.
mode [133]. A common practice to ensure static and dynamic voltage balanc-
ing, is to connect parallel snubber and grading resistors, as shown in Fig.
6.11.
Static and dynamic imbalance
The example studied in [133], [134], a dispersion of only 10% in reverse cur-
rent Ir is enough to provoke diode destruction for 600V diodes and 18% for
1.8 kV diodes. The divergence of reverse current is also temperature depen-
dent. A balanced thermal management and selection of diodes from the same
batch of manufacturers are proposed. But, in our application, it is considered
that this asspect is not practical, and the most simple way of achieving static
voltage sharing is through parallel grading resistors, despite added ohmic
losses. In [132], it was shown that the largest impact on dynamic voltage dis-
tribution was given by variation in reverse recovery charge and temperature.
A 5% variation in Qrr caused a maximum overvoltage of 45%, while a differ-
ence of 10◦K in temperature induced a 100% voltage difference. These issues
128
6.4. Rectifier
Rg
Cs
Rs
Fig. 6.11: MV rectifier with series connected diodes and RC parallel circuit for evenly shared
static and dynamic voltages.
could be alleviated through the use of RC snubber circuits, where basically
the parallel capacitor is added to the diode junction capacitance and through
overdesign of diode voltage ratings up to 25% [134].
In Fig. 6.12a, b and c, the impact of diode reverse recovery charge Qrr is
evaluated. For instance, Fig. 6.12a shows that if one diode has 5% less charge
than the other valve devices, it will block faster than all the other series co-
nencted diodes and could experience nominal output voltage. By connecting
a parallel 0.1nF capacitor to the same diode, the maximum voltage experience
by the diode in blocking state drops to 0.7 pu, as seen in Fig. 6.12b. Further
on, increasing the capacitor value to 1nF, diode blocking voltage drops now
to 0.2pu, almost even with the other diodes. In correlation to Fig. 6.12g,
one notices the correlation between one diode blocking voltage and snubber
capacitor value.
Looking at Fig. 6.12d, e and f, the valve designer has to make a trade-off
between maximum blocking voltage and impact on resonant current peak
value. Low values of grading resistor combined with a parallel capacitor
value, that is larger then the diode’s own junction capacitance, the peak res-
onant current is clearly decreased as compared to the ideal case, as seen in
Fig. 6.12d. Fig. 6.12h indicates the snubber impact on resonant current peak.
Increasing the snubber capacitor value will decrease the peak of resonant
current.
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Experimental waveforms
The measured waveforms from Fig. 6.13 indicate how diode blocking voltage
is impacted by the parallel RC circuit. In the experimental setup described
in Chapter VIII, the snubber circuit (R = 50kΩ, C = 1uF) was connected in
parallel with each diode. One diode was experiencing 50% of nominal output
voltage as seen in Fig. 6.13a, when the desired blocking voltage was supposed
to be only 16%. With respect to Fig. 6.13b, by removing the series connected
resistor and adding a parallel resistor ( R = 250kΩ), decreases the blocking
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Fig. 6.13: a) Measured diodes blocking voltages, with snubber circuit connected in parallel: R =
50kΩ, C = 1uF; b) Measured diodes blocking voltages, with parallel RC circuit: R = 250kΩ, C =
1nF.
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voltage per diode down to 16%. Observed oscillations at turn-off from Fig.
6.13a are generated by the interaction between the snubber capacitors and
resonant inductance.
6.4.3 Valve mechanical structure and stray parameters
Valve structures
The development of valve technology has been significant since the first
thyristor valve was commissioned in a converter station in 1967 [135]. Ex-
perience from previous thyristor valve designs could be followed in the de-
velopment of the rectifier medium voltage valve. Different structures are
exemplified in Fig. 6.14. The building block of the valve are the diodes (in
press-pack package - Fig. 6.14a, b, c, d, or with power modules - Fig. 6.14e,
f, g, h.)
The valve performance will be impacted by cooling technology, insulat-
ing medium and mechanical structure. Each diode will also require auxiliary
equipment, like snubber circuits, grading resistors and heat sinks. The num-
ber of diodes is also relevant to reliability, cost and losses. The output voltage
specification will impact the number of required diodes, and each valve has
to withstand a certain overvoltage, calculated from the list of studies. The
design of the voltage grading circuits should be as simple as possible [136].
Relevant work on high voltage valve designs, cooling techniques and power
handling capabilities are discussed in [137], [138].
Valve equivalent circuit
Voltage sharing across the diodes is also impacted by the parasitic capaci-
tances that exist between conductors, conductive framework, shielding, heatsinks
and adjacent valve structures. Therefore, an electrostatic field analysis is
neccesary to evaluate the stray capacitance parameters [139]. An equivalent
diode valve circuit was established in [132] and presented in Fig. 6.15.
FEM investigation
In [132], a valve consisting of 10 diodes immersed in oil was modelled in
FEM [140], as seen in Fig. 6.16c. In this particular analysis the stray capaci-
tance between adjacent heatsinks Chh and earth Che are considered. The valve
equivalent model of an arm is shown in Fig. 6.16b. During transient overvolt-
ages, the diodes are blocked and can be modelled as a capacitor. The FEM
and analytic values were then compared and used in the equivalent circuit.
A standard impulse test (1.2µs/50µs) is modelled and applied to the valve
circuit to evaluate voltage stress across the diodes. Fig. 6.16d shows device
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stress for stray capacitance to earth in the range 10pF to 100pF. The obser-
vations indicate Che has the largest impact from the stray circuit on device
volage distribution, while Chh has no impact.
6.5 Waveforms sensitivity to non-idealities
6.5.1 Transformer non-idealities
As exemplified in [40], [141], transformers with large turns ration amplify
the effect of their nonidealities, meaning the leakage inductance and stray ca-
pacitance will affect the behaviour of the converter. Fig. 6.17 presents SRC#
including the transformer equivalent circuits. To illustrate the effect of high
leakage inductance and stray capacitance present in high voltage transform-
ers, the waveforms from Fig. 6.18 are shown.
Transformer leakage inductance leads to voltage spikes, while stray ca-
pacitances lead to current spikes. The presence of non-idealities will lead in
hard-switched converters to higher switching losses and reduced reliability,
making this kind of topologies not suitable for high-frequency, high-voltage
gains applications, without the presence of snubbers. On the other hand,
resonant topologies are tolerant and well suited for high voltage DC applica-
tions, as the non-idealities are now part of the resonant LC tank. For resonant
topologies, the effects of the windings stray capacitance can be overcome if
the series stray capacitance is sufficiently larger then the reflected winding ca-
pacitance [40], while the leakage inductance is incorporated into the resonant
inductor.
Minimize stray capacitance and maximize leakage inductance
According to [40], winding capacitances contribute substantial switching and
snubber losses, as this capacitance needs to be charged or discharged every
time the transformer voltage is changed. If the value of the capacitance is
comparable to the one of the resonant capacitor present on the high voltage
windings, an additional element is basically added to the tank circuit. Thus
the expected ideal waveforms will deviate and an aditional subinterval is
being added before each X sub-interval.
In [142] the development of a 100 kW and 30 kV insulated MFT is pre-
sented, with a few methods for minimizing the stray capacitance. The use of
a low relative permittivity environment, such as ester oil is proposed.
The surface between primary and secondary coils needs to be decreased,
by decreasing the winding diameter and winding height. Further on, the
distance between primary and secondary coils has to be increased, also to
minimize the potential of partial discharges.
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two valves; c) Stray capacitance equivalent circuit between two valves of 4 diodes each. [132]
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As the goal of the designer is to include as much as possible of the reso-
nant inductor into the transformer, there are different methods proposed to
increase the leakage inductance. Increasing the insulation distance between
primary and secondary winding helps also on increasing the leakage induc-
tance. In the end, a trafe-off between leakage and magnetizing inductance
has to be addressed, as reducing the number of turns directly affects leakage
inductance [134].
6.5.2 SRC# non-idealities
The impact on non-idealities on the primary resonant current of SRC# are
illustrated in Fig. 6.19. To get a clear and simple picture of how each trans-
former, rectifier and RC circuit non-idealities are modifying the ideal shape,
each non-ideality is added in step. In the ideal case (Fig. 6.19a), where
Fsw < Fr/2, the shape of the current illustrates operation in DCM1, meaning
the presence of T and X subintervals. The addition of transformer winding
resistances (Fig. 6.19b), reduces the peak current in proportion to the value of
the resistors. Larger winding resistances will require a larger input DC-link
voltage and imply system losses.
Considering the winding leakage inductances Llkp and Llks in Fig. 6.19c
would lead to a lower resonant frequency, as they are added in series to the
resonant inductor. Therefore, Lr should be decreased, to allow Llkp. The
addition of magnetizing inductance Lm and core equivalent resistance Rm
leads to a non-zero current during subintervals X.
In Fig. 6.19d, the rectifier diode reverse recovery charge Qrr is added
and reflected on primary side, while in Fig. 6.19e, the parallel RC circuit
is further included. During the X subinterval, super-imposed on the DC
component of the magnetizing current, oscillations generated by the diodes’
parallel capacitances and the total resonant inductance are observed. The
resonant frequency of the oscillations is shown in eq. 6.5 and given by Lr
and Csn, where Csn is the parallel diode capacitor and Ndiodes is the number
of series connected diodes.
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Fr =
1
2 · π ·
√
Lr · CsnNdiodes
(6.5)
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The final step is to include the windings stray capacitance, as displayed in
Fig. 6.19f and current oscillations are noticed during the turn-on and turn-off
period. The oscillations are generated by the transformer magnetizing in-
ductance Lm and winding stray capacitance Cp and Cs and have the resonant
frequency equal to eq. 6.6:
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Fr =
1
2 · π ·
√
Lm · (Cp · N2 + Cs)
(6.6)
6.6 Conclusions
The impact of switching frequency and voltage drop between input and out-
put dc-link levels on peak resonant current and voltage stress have been dis-
cussed, as they will determine the specifications for semiconductors and res-
onant tank parameters. Operation in DCM1 mode leads to constant peak
in resonant current and voltage waveforms in entire operating range, but
as soon as ∆V increases, the peak values increase propotional. It is there-
fore critical for the designer to evaluate from the beginning the maximum
acceptable voltage variations so the maximum acceptable stress is evaluated
and selection of components is performed accordingly. Further on, device
waveforms for each mode of operation have been introduced, and it has been
shown that soft-switching capabilities are maintained in DCM1, DCM2 and
CCM1-Hybrid, while in CCM1, switching losses increase as ZVS at turn-on
is lost.
Voltage balancing across the series connected diodes has been investigated
and concluded that only 5% variation in stored charge Qrr can lead to a max-
imum overvoltage of 45%. Further on, when selecting the snubber capacitor
value and grading resistance, the valve designer will need to make a trade-
off between maximum blocking voltage and impact on resonant current peak
value.
Different valve mechanical structures have been discussed and proposed.
Based on the valve equivalent circuit, it was concluded that voltage sharing
across the diodes is impacted by the parasitic capacitances that exist between
conductors and adjacent valve structures. In the end, the sensitivity studies
discussed in Chapter VI are for the benefit of the designer that needs to
evaluate worst case scenarios for determination of specifications, which will
be used in the design guide line, proposed in Chapter 7. Further on, a careful
selection of rectifier side diodes and balancing circuits will have an impact
on total losses.
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Summary
This chapter discusses a design guide line for the SRC# as presented in
[125]. The guide line is suitable for a certain range of specifications, in the
megawatt, kilovolt and kilohertz range, required by the application. Certain
technology areas are predefined and a step by step methodology is given.
Selection of switching frequency, determination of specifications for semi-
conductor and medium frequency transformer ratings, design of resonant
tank and dc link banks are shown. Output results are volume, weight, losses
and bill of materials. A 10MW design example is finally illustrated.
7.1 Methodology
A standard step by step design guide line methodology for SRC# similiar to
[143] is proposed in Fig. 7.2 and detailed in Fig. 7.3. Selection of switch-
ing frequency, determination of specifications for semiconductors, medium
frequency transformer, resonant tank components and dc link capacitors are
discussed. Output results are volume, weight, losses and bill of materials
cost, with a design example of 10 MW illustrated at the end of the chap-
ter. Following assumptions are made: Nominal power, nominal input and
output voltage are the fundamental converter specifications. They will deter-
mine the ratings of the transformer, semiconductors (igbts and diodes), LC
tank, insulation, modularity, availability, input and output DC link capacitors
and cooling system. The general methodology from Fig. 7.2 is explained as
it follows:
• Step 1: determines based on input specifications, selected design pa-
rameters and technology selection the main circuit design. LC tank
parameters are calculated and peak stress current and voltage are de-
termined based on the SRC# model. Further on, analysis of worst case
scenario is performed and maximum load operating point for semi-
conductor and transformer are determined based on performed studies
(steady state, dynamic, faults, etc.). These values will define the worst
case component loads and must be designed for as seen in Fig. 7.1. The
transient use cases driving the worst loads must be steps in terminal
voltages and steps in power command. The steady-state use cases driv-
ing the worst loads must be extreme ratios of Vin/Vout for any active
power.
• Step 2: Sub-system design is performed, with device selection on in-
verter and rectifier side. Transformer geometry is selected with the
condition of using the leakage inductance as part of the resonant in-
ductance.
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• Step 3: At this level, losses and temperature are estimated for all sub-
systems, with the transformer thermal model parameters similar to
[144].
• Step 4: Volume and mass is computed for all sub-systems.
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Chapter 7. Design guide line for SRC#
7.2 Converter ratings
7.2.1 Input specifications
In Table. 7.1, the list of fundamental input specifications is illustrated. Based
on these, the converter design will perform the next steps.
Table 7.1: Input specifications
Pin - Nominal power
Pin,max - Nominal max. acc. power
Vin - Input DC voltage
Vin,max - Input max. acc. DC voltage
Vin,min - Input min. acc. DC voltage
Vout - Output DC voltage
Vout,max - Output max. acc. DC voltage
Vout,min - Output min. acc. DC voltage
η - Min. acc. efficiency
ρ - Min. acc. power density
Further on, Table. 7.2 presents a list of selected design parameters, where
the designer has certain degress of freedom with pro’s and con’s. For in-
stance, selection of maximum switching frequency is determined based on
a trade-off between system losses, transformer size and the challenges in
extracting the heat. The IGBTs utilization factor (defined as ICnom/IC, trans-
former flux density, number of turns per layer, LC tank quality factor and so
on, are all design parameters selected in the initial design phase.
7.2.2 Technology selection
The proposed design guide line has a validity range suitable for megawatt,
kilohertz and kilovolt ratings. Following technology constraints are made on
each sub-system level: IGBT power modules on rectifier side, line frequency
press-pack diodes on rectifier side, amorphous c-core on transformer level.
1. Inverter:
- Semiconductors: Thyristors; IGCTs; IEGTs; IGBTs
- Packaging: power module; presspack
- Cooling type: Natural air; Forced air; Water/Glycol cooling
2. Transformer:
- Core type: C - core; Shell core; Nanocrystalline;
- Core material: Silicon iron; Ferrite; Amorphous;
- Cooling type: Natural air; Forced air; Water/Glycol cooling; Oil immersion
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Table 7.2: Design parameters
Fsw - Switching frequency
Fr - Resonant frequency
Trec - Diode reverse recovery
Kc - percentage of load current
Ku - IGBT utilization factor
IGBT(VCES ,ICNOM ,ICRM) - IGBT parameters
Bmax - Transformer Flux density
Coresize(X,Y,T2,W) - Core geometry
Lag - transformer max. air gap
µr - core relative permeability
Windingarrangement - (Turns x Layers x Size)
Qs,max - LC tank quality factor
Tj,igbt - IGBT junction temperature
Tj,diode - Rectifier diode junction temperature
Tj,core - Transformer core temperature
Tj,p - Primary winding temperature
Tj,s - Secondary winding temperature
Powerdensity,inv - Inverter power density
Powerdensity,r - Rectifier power density
Kures - Utilization factor resonant unit capacitor
Kudc−link - Utilization factor unit dc link capacitor
Diode(Vrrm, I f avm, I f sm - Rectifier diode parameters
∆Qrr - Max. spread of stored charge
∆irm - Max. spread of leakage current
Ka - arrester utilization factor
Kd - uneven voltage distribution factor
Ku - Diode voltage utilization factor
Kr - redundancy factor
Kr,v - voltage ripple dc link
Kr,i - current ripple dc link
τ - time constant dc link
- Winding type: round wire; Litz wire; Foil windings;
- Insulation material: Nomex paper + Oil; Epoxy resin; etc.
3. Rectifier
- Semiconductors: Fast recovery diodes; Standard recovery diodes
- Packaging: Power modules; press-pack;
- Cooling type: Natural air; Forced air; Water/Glycol cooling;
- Insulating medium: air, SF6, oil.Oil immersion
4. Resonant capacitor tank
- Capacitor technology: Monolithic electrolytic; Modular Thin film; metal-
lized polypropylene
- Cooling type: Natural air; Forced air; Water/Glycol cooling;
- Overload protection: fused; self-healing.
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5. DC Link capacitor tank
- Unit capacitor: Electrolytic; Thin film; metallized polypropylene
- Cooling type: Natural air; Forced air; Water/Glycol cooling;
- Overload protection: fused; self-healing.
7.2.3 Circuit design
Table 7.3: Main circuit design parameters
Fsw - switching frequency
Fr - resonant frequency
Cr - resonant capacitor
Lr - resonant inductor
Lm,max - max.acc. magnetizing inductance
Llk,max - max.acc. leakage inductance
irp - primary side resonant current
irs - secondary side resonant current
irp,pk - primary side peak resonant current
irs,pk - secondary side peak resonant current
VCr - resonant capacitor voltage
VCr,pk - resonant capacitor peak voltage
Vg - inverter output voltage
Trec - rectifier diode reverse recovery time
N - transformer turns ratio
Vt - LC tank voltage
Zc - characteristic impedance
M - normalized output voltage
Qs - normalized load parameter
λ - normalized switching frequency
K - constant parameter
Kc - percentage parameter
ωr - resonant angular frequency
Selection of switching frequency
Selection of switching frequency is a crucial step, as it will determine trans-
former size, losses, acoustic noise and semiconductor losses, The DC/DC
converter will operate with variable frequency and phase shift from 0 Hz to
a maximum frequency. Therefore determining the maximum switching fre-
quency will determine peak current, voltage and a resonant pulse duration.
To avoid operation in resonant and super resonant mode, Fsw,max needs to
be lower then the resonant frequency. In the end, selection of Fsw will be a
trade-off between transformer loss density and size, as seen in Fig. 7.4.
The benefit from increased frequency will be a smaller transformer core
size, but a compact structure will be challenged by winding layout (para-
sitic capacitance will impact resonant waveforms), losses and heat removal.
From various paper design studies, it is proposed to configure the maximum
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switching frequency in the range of eq. (7.3):
Fsw,max ≤ Fr ε [0.5− 5.0] kHz (7.1)
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Fig. 7.4: Selection of maximum switching frequency
To further discuss the selected frequency range, for 6.5 kV IGBTs, switch-
ing frequencies of 10 kHz have been reported [120], while for monolithic
transformers, [112] proposes a 3 MW transformer designed for 10 kHz. In
the author’s opinion, this is not a realistic target, as transformer’s impact of
parasitics elements are proportional to frequency and turns ratio. Further
on, [112] suggests the design based on previous work from [73], where a
modular approach for 100 kW was employed. It is also believed, that ex-
tracting the heat out will require a very small coolant to windings thermal
resistance Rth,coolant. Based on this aspects, it was decided to limit the upper
range of maximum switching frequency to 5 kHz. So, if maximum switch-
ing frequency is selected to be 5 kHz, the converter will operate from 0 to 5
kHz, meaning in the audible range (0.1-20 kHz). To limit the acoustic noise
and vibration, important effort needs to be put in the design of transformer’s
enclosure and should be adressed in future work.
Resonant frequency
Selection of maximum switching frequency will determine the resonant fre-
quency. Considering that the converter will deliver nominal power Pn at
Fsw,max then the resonant frequency Fr should be high enough to allocate an
evacuation time Trec, as seen in Fig. 7.5 and eq. (7.4):
Fr = Fr +
1
Trec
(7.2)
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Fig. 7.5: Selection of resonant frequency
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Fig. 7.6: Impact of switching frequency on conduction and switching losses
Another important aspect to discuss is the impact of selected switching
frequency on the semiconductor conduction and switching losses, as seen in
Fig. 7.6. In the range 500 to 5000 Hz, calculated inverter and rectifier losses
remain constant. For example, if selected maximum switching frequency is
5000 Hz, one would expect the amount to total semiconductor losses to be
the similar if the selected frequency would be 1000 Hz. The reason lies in
the principle of operation and selection of the LC tank. As output power
is dependent on number of pulses, it is expected that regardless of selected
switching frequency, same amount of energy is delivered per second, the
exception being the duration of 1 pulse of energy. At 5000 Hz, there are 5000
pulses of shorter duration, while at 1000 Hz, there are 1000 pulses but each
pulse has 5 times longer time duration. As in both cases, the semiconductors
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experience ZVS at turn-on, while the turn-off losses are only impacted by the
magnetizing current. But again, in the higher range of switching frequency,
the transformer will also have a lower magnetizing inductance, thus a lower
magnetizing current.
1. Select switching frequency
Fsw ≤ Fr ε [0.5− 5.0] kHz (7.3)
2. Select resonant frequency
Fr = Fr +
1
Trec
(7.4)
3. Calculate resonant capacitor
Cr =
Pout
4 · Fsw · N ·Vin ·Vout
(7.5)
4. Calculate resonant inductor
Lr =
1
Cr · (2π · Fr)2
(7.6)
Llk,max ≤ Lr (7.7)
5. Calculate secondary side resonant current and voltage
irs(t) =
Vt(t)−VCr(0)
Zc
sin ωr(t) + irs(0) cos ωrt (7.8)
VCr(t) = Vt(t)− (Vt(t)−VCr(0)) cos ωr(t) + irs(0)Zc sin ωrt (7.9)
6. Calculate secondary side peak current and voltage
VCr,pk =
M · K ·Vg
2
(7.10)
irs,pk = ωr · Cr ·Vg · (M(K + 1)− 1) (7.11)
where M is the normalized output voltage and Qs is the normalized load
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parameter:
M =
Vout
Vg
(7.12)
K =
Qs · λ
2
(7.13)
Qs =
Pout
ωr · Cr ·V2out
(7.14)
γ =
Fr · π
Fsw
(7.15)
7. Calculate primary side resonant current
irp = irs · N (7.16)
8. Calculate maximum accepted magnetizing inductance and current
im = kc · irp,pk , kc ε [1.0− 5.0]% (7.17)
Lm,max =
Vin
4 · kc · Fsw · irp,pk
(7.18)
7.3 Sub-system ratings
7.3.1 Inverter
The main specifications for the inverter are the conducted peak primary side
current irp,pk and maximum allowed input voltage Vin,max.
Table 7.4: Inverter design parameters
irp,pk - primary resonant peak current
Vin,max - input max. acc. DC voltage
Ku - voltage utilization factor
VCES - IGBT collector-emitter voltage
ICNOM - IGBT continuous DC collector current
ICRM - IGBT repetitive peak collector current
SOA - safe operating area
Nparallel - number of parallel inverters
NIGBT - total number of IGBTs
1. Select IGBT Vce category
The final device is selected based on collector-emitter voltage VCES, continu-
ous DC current Ic,nom and repetitive peak collector current IC,RM ratings.
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+Vin,max
Nparallel 
NIGBT
Vces,Icnom,Icrm
irp
irpmax
Fig. 7.7: Inverter main design parameters
VCES ≥
Vin,max
Ku
(7.19)
2. Select IGBT with highest IC,nom for selected voltage category
In order to be in the safe operating area, as stated in the device data sheet,
the peak collector current should not exceed the SOA limits.
3. Calculate number of parallel inverters
Nparallel =
irp,pk
ICRM
(7.20)
4. Calculate number of discrete devices
NIGBT = 4 · Nparallel (7.21)
7.3.2 Transformer
Preliminary design parameters for the medium frequency transformer are
presented in Table. 7.5. Main specifications for design are: Pn, Vin, Vout,
Lm, Llk, maximum accepted air gap, insulation level, core and windings
maximum accepted temperatures. As mentioned in Chapter IV, only one
monolithic transformer with one primary and one secondary winding will
be employed in the converter. Transformer geometry will be impacted by
core selection, turns ratio and insulation levels. Turns ratio is selected based
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Medium frequency transformer
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Fig. 7.8: Transformer core and windings section
Table 7.5: Transformer design parameters
Vin - input DC voltage
Vout - output DC voltage
Fsw - switching frequency
Bmax - flux density
Lm - magnetizing inductance
Lm,max - max. acc. magnetizing inductance
Llk - leakage inductance
Llk,max - max. acc. leakage inductance
N - transformer turns ratio
Np - primary number of turns
Ns - secondary number of turns
A - core area
Ap - area product
µo - absolut magnetic permeability
µr - relative magnetic permeability
Le - mean magnetic path length
Lag - air gap magnetic path length
Re - ideal transformer reluctance
Rag - air gap reluctance
Rt - total core reluctance
on DCM operation in full operational range of the converter, as seen in eq.
7.25. The proposed winding layout in this approach is shown in Fig. 7.8.
Each core limb has a primary and secondary winding. Primary winding has
a layered construction of Np turns, while the secondary winding is divided
in a number of layers with a certain number of turns.
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1. Select core: geometry, material, size
Vc = (
Pn
4 · J · Bmax · Fsw
)
3
4
(7.22)
Vc = Kvol · A0.75p,max (7.23)
Ap ≥ Ap,max (7.24)
2. Select wire: type and material
3. Calculate turns ratio N
N =
Vout
Vg
(7.25)
4. Calculate primary and secondary turns
Further on, primary and secondary turns are calculated based on the selected
maximum switching frequency Fsw:
Np =
Vg
4 · Bmax · A · Fsw
(7.26)
Ns = N · Np (7.27)
5. Calculate mean magnetic path
Le = 2 · (X + Y) + 8 · (
T2
2
) + Lag (7.28)
6. Calculate magnetic reluctance
Re =
Le
µ0 · µr · A
(7.29)
Rag =
Lag
µ0 · A
(7.30)
Rt = Re + Rag (7.31)
7. Calculate magnetizing inductance
Lm =
N2p
Rt
(7.32)
8. Compare Lm with Lm,max
Lm ≤ Lm,max (7.33)
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9. Calculate leakage inductance and stray capacitance
According to [141], the ratio of leakage inductance Lls and windings stray ca-
pacitance Cd can be varied by the mechanical dimensions of the transformer,
meaning the distances, heights and the lengths of the windings. Basically, the
leakage inductance are calculated based on the stored energy in the magnetic
and electric field.
Llk = µ ·
Np2 · lw · dw
hk
(7.34)
Cd =
1
3
· ε · ( Ns
Np
)2 · ( lw · hw
dw
) (7.35)
In eq. 7.34 and eq. 7.34, hk represents the core height, hw is the winding’s
height, dw is the distance between the primary and secondary winding while
lw is the winding length.
Design procedures regarding transformer leakage inductance, stray ca-
pacitance and insulation are investigated in [141] and [145].
7.3.3 Rectifier
Design steps for the medium voltage rectifier are presented in the following
steps. Design parameters are shown in Table. 7.6. The rectifier is imple-
mented in a simple full bridge configuration, with series connected diodes,
as seen in Fig. 7.9.
Table 7.6: Rectifier design parameters
irs - secondary resonant current
iout - output DC current
VCr - resonant capacitor voltage
R - steady state blocking voltage resistor
C - dynamic state blocking voltage resistor
IFSM - diode surge current
IFAVM - average on state current
VTOV - maximum valve blocking voltage
VRRM,max - maximum diode blocking voltage
KA - arrester utilization factor
KD - uneven voltage distribution factor
KU - diode voltage utilization factor
KR - redundancy factor
Nd - number of diodes per arm
∆QRR - max. spread of stored charge
∆IRR - max. spread of leak. current
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Fig. 7.9: Rectifier schematic
1. Select standard recovery diode
Line frequency press-pack diodes are pre-selected, with the challenge of kHz
operating frequency. Diodes in power modules packages are also an alterna-
tive, but the issue of open circuit in case of fault per diode, does not leave
space for redundancy. As high voltage bipolar diodes will be employed, and
the important data sheet parameters are the repetitive reverse voltage VRRM,
continuous DC forward current IFAVM and reverse recovered charge Qr.
VRRM,MAX ε [2000V...6500V] (7.36)
IFAVM ≥ iout (7.37)
IFSM ≥ 50 · iout (7.38)
2. Maximum accepted Qrr
The selected diode needs to fulfill the condition of having the reverse recovery
charge smaller then a maximum threshold, that is determined from the list
of studies.
Qrr ≤ Qrr.max (7.39)
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3. Calculate number of diodes
The total number of series connected diodes is computed with eq. 7.40 and
the parameters are described in Table. 7.6.
Nd =
VTOV · KA
VRRM,max · KV · KD · KR
(7.40)
4. Calculate RC parameters
The goal of the snubber and parallel RC circuit is to achieve voltage symme-
try across the diodes. Equations to calculate the resistance and capacitance
values are:
R ≤ NdVrrm −VTOV
(Nd − 1)∆Irm
(7.41)
C ≥ (Nd − 1)∆QRR
NdVrrm −VTOV
(7.42)
7.3.4 LC tank - resonant inductor
The designer will have to evaluate what percentage of the resonant inductor
value can be incorporated as the transformers own leakage inductance and
Table 7.7: LC tank parameter
N - transformer turns ratio
Llk - leakage inductance
Lr - resonant inductor
Lr
′
- updated resonant inductor
Llk CrL’r
Is it stil neccesary ?
Fig. 7.10: LC tank parameters
1. Calculate updated resonant inductor
The updated resonant inductor L′r is calculated in the situation where the
leakage inductance of the transformer is smaller then the required theoretical
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value.
L′r = Lr − (Llk · N2) (7.43)
7.3.5 DC Link capacitors
Output and input dc-link capacitances are calculated in the following steps,
with respect to Table. 7.8
Table 7.8: Design parameters for input and output dc-link banks
Pn - nominal power
Vin - input dc voltage
Vout - output dc voltage
iin - input dc current
iout - output dc current
irp - resonant primary current
irs - resonant secondary current
N - transformer turns ratio
Cin - input dc-link capacitance
Cout - output dc-link capacitnace
Ecap - capacitor stored energy
τ - time constant
Kr,i - current ripple factor
Kr,v - voltage ripple factor
1. Calculate output dc-link capacitance
Output capacitance value is determined by the maximum power point, which
will occur at the highest frequency. Compared to the resonant tank values,
the output filter has a large time constant and the filter elements are compa-
rably larger.
Cout =
2 · Ecap
V2out
=
2 · Pn · τ
V2out
(7.44)
(7.45)
2. Calculate input dc-link capacitance
Cin = Cout · N2 (7.46)
3. Calculate output dc-link capacitance based on current and voltage ripple
Cout =
√
2irs − Kr,i · iout
2πFr · Kr,v ·Vout
(7.47)
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4. Calculate input dc-link capacitance based on current and voltage ripple
Cin =
√
2irp − Kr,i · iin
2πFr · Kr,v ·Vin
(7.48)
7.4 Sub-systems losses and temperature
7.4.1 Inverter
The strategy in calculating semiconductors loss model is described in detail
in the Appendix and Table. 7.9 described all the parameters. Table. 7.10
shows loss model coefficients for 6.5 kV IGBTs.
Table 7.9: Inverter loss model parameters
a, b - cond.loss parameters
c, d - turn on loss parameters
e, f - turn off loss parameters
g, h - rev.rec. loss parameters
Eon - turn on. loss energy
Eo f f - turn off. loss energy
Err - rev. rec. loss energy
irp - primary resonant current
Fsw - switching frequency
PT,igbt - Total IGBT loss
PT,inv - Total inverter loss
Pcond - Cond. IGBT loss
Pon - Turn on IGBT loss
Po f f - Turn off IGBT loss
Von,mes - Specification Turn-on Collector emitter voltage
Von,nom - Data sheet Turn-on Collector emitter voltage
Vo f f ,mes - Specification Turn-off Collector emitter voltage
Vo f f ,nom - Data sheet Turn-off Collector emitter voltage
Table 7.10: Loss model for 6.5 kV IGBTs
Pcond Eon Eo f f Err
a b c d e f g h
Infineon 0.002 2.299 0.011 -0.361 0.0056 0.0638 0.0 0.0
ABB 0.0027 1.862 5e-6 0.0033 0.0067 0.5183 0.0 0.0
1. Calculate conduction losses
PCond = a · irp2 + b · irp (7.49)
(7.50)
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2. Calculate turn on losses
Eon = c · irp + d (7.51)
Pon = Eon · Fsw =
Von,mes
Von,nom
· Eon,nom · Fsw (7.52)
3. Calculate turn off losses
Eo f f = e · irp + f (7.53)
Po f f = Eo f f · Fsw =
Vo f f ,mes
Vo f f ,nom
· Eo f f ,nom · Fsw (7.54)
4. Calculate diode turn off losses
Err = g · irp + h (7.55)
Prr = Err · Fsw =
Vrr,mes
Vrr,nom
· Err,nom · Fsw (7.56)
5. Calculate total IGBT losses
PT,igbt = Pcond + (Eon + Eo f f + Err) · Fsw (7.57)
6. Calculate total inverter losses
PT,inv = NIGBT · PT,igbt (7.58)
Inverter temperature calculation
Calculation of IGBT junction temperature is performed based on input data
from data sheet, by knowing RthJC and ZthJC (see Fig. 7.11), where the first
parameter is suitable to estimate temperature for DC collector current, while
for pulsed collector current the second parameter is employed [ref.IGBT cal-
culation]. Thermal model parameters are presented in Table. 7.11.
1. IGBT junction temperature
Tj = PT,igbt · Rth,igbt + Ta (7.59)
2. IGBT total thermal resistance
Rth,igbt = Rth(j−c) + Rth(c−h) + Rth(h−a) (7.60)
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Cj-c
PT,igbt
Ta
C c-h
TjTcTh Rthj-c
C
Rthc-hRthh-a
h-a
Fig. 7.11: IGBT thermal model
Table 7.11: IGBT thermal model parameters
Tj - IGBT junction temperature
Ta - Ambient temperature
PT,igbt - Total igbt loss
Rth,igbt - Total igbt thermal resistance
Rth(j−c) - IGBT junction to case thermal resistance
Rth(c−h) - IGBT case to heat sink thermal resistance
Rth(h−a) - Heat sink to ambient thermal resistance
Zth,igbt - Transient IGBT junction to case thermal impedance
t - transient thermal impedance parameter
τi - transient thermal impedance parameter
3. IGBT transient thermal impedance
Zth,igbt =
n
∑
i=1
Rth(j−c),i(1− e
−t
τi ) (7.61)
7.4.2 Transformer
The medium frequency transformer loss model is presented in the following
steps, with the loss model parameters identified in Table. 7.13. Loss calcula-
tion was performed according to the works of [67], [77], [78]
1. Calculate primary skin depth
δp =
√
2
2 · π · irp,rms N · µcu · σcu
(7.62)
∆p =
Dp
δp
(7.63)
(7.64)
2. Calculate primary winding mean length turn
MLTp = 2 · (T2 + W) + 4 · (Np,layer · Dp + 2 · Dins) (7.65)
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Table 7.12: Transformer loss model parameters
α -core loss calculation parameter
β - core loss calculation parameter
Ki - core loss calculation parameter
VFe - Transformer core volume
δp - primary winding skin penetration depth
δs - secondary winding skin penetration depth
RDC,p - primary winding DC resistance
RDC,s - secondary winding DC resistance
Dp - primary foil thickness
Ds - secondary foil thickness
µcu - copper permeability
σcu - copper conductivity
irp,rms N - RMS of the N
th harmonic primary resonant current
irs,rms N - RMS of the N
th harmonic secondary resonant current
Pc - Transformer core losses
Pp - Transformer primary winding losses
Ps - Transformer secondary winding losses
Np,layer - Primary winding number of layers
Ns,layer - Secondary winding number of layers
Npturn,layer - Primary winding number of turns per layer
Nsturn,layer - Secondary winding number of turns per layer
MLTp - Primary winding mean length turn
MLTs - Secondary winding mean length turn
Hp - Primary winding height
Hs - Secondary winding weight
3. Calculate primary winding DC resistance
Rdc,p = Np,layer · Npturn,layer ·
MLTp
σcu
· Dp · Hp (7.66)
4. Primary winding loss
Pp = RDC · ∆p · [A +
2 · (Np,layer2 − 1)
3
+ B] · irp,rms N
2 (7.67)
A =
sinh(∆p) + sin(∆p)
cosh(∆p)− cos(∆p)
(7.68)
B =
sinh(∆p)− sin(∆p)
cosh(∆p)− cos(∆p)
(7.69)
163
Chapter 7. Design guide line for SRC#
5. Calculate secondary skin depth
δs =
√
2
2 · π · irs,rms N · µcu · σcu
(7.70)
∆s =
Ds
δs
(7.71)
(7.72)
6. Calculate secondary winding mean length turn
MLTs = 2 · (T2 + W) + 4 · (Ns,layer · Ds + 2 · Dins + Np,layer · Dp + Dins) (7.73)
7. Calculate secondary winding DC resistance
Rdc,s = Ns,layer · Nsturn,layer ·
MLTs
σcu
· Ds · Hs (7.74)
8. Secondary winding loss
Ps = RDC · ∆s · [A +
2 · (Ns,layer2 − 1)
3
+ B] · irs,rms N
2 (7.75)
A =
sinh(∆s) + sin(∆s)
cosh(∆s)− cos(∆s)
(7.76)
B =
sinh(∆s)− sin(∆s)
cosh(∆s)− cos(∆s)
(7.77)
9. Core losses
PCore = Ki · 2α+β · Fswα · Bβ · D1−α ·VFe (7.78)
Transformer temperature calculation
The transformer thermal model (presented in [Vilar-trafo model]) is illus-
trated in Fig. 7.12 and the parameters in Table. 7.13.
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Ccc
PccPs PpTa
Pce
C pC s
Cce
TccTpTs
Tce
c
Rth
RthcpRthpsRthwa
Rthca
Fig. 7.12: Transformer thermal model
1. Energy balance equations
Ccc
dTcc
dt
=
1
Rthc
(Tce − Tcc) +
1
Rthcp
(Tp − Tcc) + Pcc (7.79)
Cce
dTce
dt
=
1
Rthc
(Tcc − Tce) +
1
Rthca
(Ta − Tce) + Pce (7.80)
Cp
dTp
dt
=
1
Rthcp
(Tcc − Tp) +
1
Rth ps
(Ts − Tp) + Pp (7.81)
Cs
dTs
dt
=
1
Rth ps
(Tp − Ts) +
1
Rthwa
(Ta − Ts) + Ps (7.82)
(7.83)
2. Calculate heat sources
Pcc = PFeVcc (7.84)
Pce = PFeVce (7.85)
Pp = Pwinding (7.86)
Ps = Pwinding (7.87)
165
Chapter 7. Design guide line for SRC#
Table 7.13: Transformer thermal model parameters
Ccc - Core limb thermal capacitance
Cce - Core yoke thermal capacitance
Cp - Primary winding thermal capacitance
Cs - Secondary winding thermal capacitance
Rthc - Core limb to yoke thermal resistance
Rthcp - Core to primary winding thermal resistance
Rth ps - Primary to secondary winding thermal resistance
Rthwa - Secondary winding to ambient thermal resistance
Rthca - Core yoke to ambient thermal resistance
Rtheq - Equivalent thermal resistance of two nodes
Pcc - Core limb power loss
Pce - Core yoke power loss
Pp - Primary winding power loss
Ps - Secondary winding power loss
PFe - Total core power loss
Tcc - Core limb temperature
Tce - Core yoke temperature
Tp - Primary winding temperature
Ts - Secondary winding temperature
Ta - Ambient temperature
Vcc - Core limb volume
Vce - Core yoke volume
mcc - Core limb mass
mce - Core yoke mass
mp - Primary winding mass
ms - Secondary winding mass
mi - Insulating material mass
cpc - Core limb heat capacity
cpi - Insulating material heat capacity
cpcu - Primary winding heat capacity
cscu - Secondary winding heat capacity
ρc - Core mass density
Ai - Area between two nodes
hi - Heat coefficient of element i
hc - Conduction heat transfer coefficient
hcc - Convection heat transfer coefficient
λ - Fluid thermal conductivity
l - length of considered element
D - Surface characteristic length
Nu, Gr, Pr - Dimensionless Nusselt, Grasshof and Prandtl number
ρ - Fluid density
µ - dynamic viscosity
β - Volumetric expansion coefficient
3. Determine thermal capacitances
Ccc = cpc mcc = cpc ρc Vcc (7.88)
Cce = cpc mce = cpc ρc Vce (7.89)
Cp = cpi mi + cpcu
mp
2
(7.90)
Cs = cpi mi + cpcu
mp
2
+ cscu
ms
2
(7.91)
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4. Determine thermal resistances
Rtheq =
n
∑
i=1
1
hi Ai
(7.92)
hc =
λ
l
(7.93)
hcc = Nu
λ
D
(7.94)
Nu = 0.55(GrPr)0.25 (7.95)
Gr =
ρ2gβD3∆T
µ2
(7.96)
Pr = cp
µ
λ
(7.97)
7.4.3 Rectifier
The rectifier loss model parameters are illustrated in Table. 7.14 with coeffi-
cients example for 6.5kV diodes shown in Table. 7.15.
Table 7.14: rectifier_loss_model
a, b - cond.loss parameters
c, d - turn on loss parameters
e, f - rev.rec. loss parameters
Eon,d - turn on. loss energy
Err,d - rev. rec. loss energy
irs - secondary resonant current
Fsw - switching frequency
PT,diode - Total Diode loss
PT,r - Total rectifier losses
Pcond,d - Cond. Diode loss
Prr,d - Turn off Diode loss
Von,d−mes - Specification Turn-on Forward voltage
Von,d−nom - Data sheet Turn-on Forward voltage
Vrr,d−mes - Specification Turn-off Forward voltage
Vrr,d−nom - Data sheet Turn-off Forward voltage
Table 7.15: Loss model for 6.5 kV DIODEs
Pcond,d Eon,d Err,d
a b c d e f
Infineon 0.0016 1.7296 0.0 0.0 -2e-6 0.0055
ABB 0.0007 1.217 0.0 0.0 0.2e-6 0.005
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1. Calculate diode conduction losses
PCond,d = a · irs2 + b · irs (7.98)
(7.99)
2. Calculate diode turn on losses
Eon,d = c · irs + d (7.100)
Pon,d = Eon,d · Fsw =
Von,d−mes
Von,d−nom
· Eon,d−nom · Fsw (7.101)
3. Calculate diode turn off losses
Err,d = e · irs + f (7.102)
Prr,d = Err,d · Fsw =
Vrr,d−mes
Vrr,d−nom
· Err,d−nom · Fsw (7.103)
4. Calculate total diode losses
PT,diode = Pcond,d + (Eon,d + Err,d) · Fsw (7.104)
5. Calculate total rectifier losses
PT,r = Nd · PT,diode (7.105)
Rectifier temperature calculation
Rectifier thermal model is shown in Fig. 7.13 and the parameters illustrated
in Table. 7.16.
Table 7.16: Rectifier thermal model parameters
Tj - Diode junction temperature
Ta - Ambient temperature
PT,diode - Total diode loss
Rth,diode - Total diode thermal resistance
Rth(j−c) - Diode junction to case thermal resistance
Rth(c−h) - Diode case to heat sink thermal resistance
Rth(h−a) - Heat sink to ambient thermal resistance
Zth,diode - Transient diode junction to case thermal impedance
t - transient thermal impedance parameter
τi - transient thermal impedance parameter
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Cj-c
PT,diode
Ta
C c-h
TjTcTh Rthj-c
C
Rthc-hRthh-a
h-a
Fig. 7.13: Diode thermal model
1. Diode junction temperature
Tj = PT,diode · Rth,diode + Ta (7.106)
2. Diode Total thermal resistance
Rth,diode = Rth(j−c) + Rth(c−h) + Rth(h−a) (7.107)
3. Diode Transient thermal impedance
Zth,diode =
n
∑
i=1
Rth(j−c),i(1− e
−t
τi ) (7.108)
7.4.4 LC tank
Table 7.17: LC tank loss model
iout - output DC current
Zc - LC tank characteristic impedance
Qs,max - LC tank max. acc. quality factor
RLC - LC tank equivalent resistance
PLC,tank - LC tank losses
1. Calculate tank equivalent resistance
Qs,max = 200 (7.109)
RLC =
Zc
Qs,max
(7.110)
2. Calculate LC tank average losses
PLC,tank = RLC · i2out (7.111)
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Table 7.18: DC Link capacitors loss model
ESRin - equivalent series resistance of input dc link
ESRout - equivalent series resistance of output dc link
iin - input dc link current
iout - output dc link current
Pcap,in - input dc link losses
Pcap,out - output dc link losses
Kr,in - input dc link current ripple
Kr,out - output dc link current ripple
7.4.5 DC Link capacitors
1. Calculate inverter side DC Link losses
Pcap,in = ESRin · Kr,in · i2in (7.112)
2. Calculate rectifier side DC Link losses
Pcap,out = ESRout · Kr,out · i2out (7.113)
7.5 Sub-systems volume and mass
7.5.1 Inverter
Table 7.19: Inverter volume parameters
Pn - Nominal power
ρinv,max - Max. acc. power density
Vinv - inverter volume
minv - inverter mass
ρmass - inverter mass density
1. Select minimum power density, based on commercial solution, ρinv,max
Power density is selected based on commercial solutions [133].
ρinv,max ε [10...20] kW/dm3 (7.114)
2. Calculate total inverter volume and mass
Vinv =
Pn
ρinv,max
(7.115)
minv = ρmass ·Vinv (7.116)
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7.5.2 Transformer
Table 7.20: Transformer volume and mass parameters
Dins - Insulation distance between primary and secondary winding
Dins,p - Primary winding clearance distance to core
Dins,s - Secondary winding clearance distance to core
Vins - Rated insulation voltage
λ - safe margin parameter
Eins - Dielectric strength of the insulation material
X - Core window height
Y - Core window width
W - Core ribbon widht
T2 - Core build
A - Core area
ρFe - Core density
ρCu - Winding density
σCu - Copper conductivity
µCu - Copper permeability
Np,layer - Primary winding layers
Ns,layer - Secondary winding layers
Np,turns−layer - Primary winding turns per layer
Ns,turns−layer - Secondary winding turns per layer
Hp - Primary winding height
Hs - Secondary winding height
Hs, layer - Secondary winding layer height
Ins,p - Primary winding insulation width
Ins,s - Secondary winding insulation widht
Dp - Primary winding thickness
Ds - Secondary winding thickness
Irms,p - Primary winding rms current
J - Winding current density
Wp - Primary winding width
Ws - Secondary winding width
Lext - Exterior magnetic path
Lint - Interior magnetic path
Le - Mean magnetic path
Vcore - Absolut core volume
Vwindow - Window volume
VFe - Core volume
mFe - Core weight
Vp - Primary winding volume
Vs - Secondary winding volume
Vcu - Total winding volume
Mcu,p, Mcu,s, Mcu - Primary winding, secondary winding, total windings weight
Mtotal - Total transformer weight, without oil
1. Insulation distance between primary and secondary winding
Dins =
Vins
λ · Eins
(7.117)
2. Primary winding clearance to core
Dins,p = Dins (7.118)
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3. Secondary winding clearance to core
Dins,s = Dins (7.119)
4. Initial dimensions based on Hitachi core data sheet
.
Following variables are required: X, T2, W, Ac, ρFe, ρCu, σCu, µCu.
5. Primary winding dimension
Np,layer = Np (7.120)
Np,turns−layer =
Np,layer
Np
(7.121)
Hp = X− 2 · Dins (7.122)
Dp =
Irms,p
J · Hp
(7.123)
Ins,p = 0.1 · Dp (7.124)
Wp = Np,layer · (Dp + Ins,p) (7.125)
(7.126)
6. Secondary winding dimension
Hs = Hp (7.127)
Ns,layer = Np,layer (7.128)
Ns,turns−layer =
Ns
Ns,layer
(7.129)
Hs,layer =
Hs
Ns,turns−layer
(7.130)
Ds = Dp (7.131)
Ins,s = 0.1 · Ds (7.132)
Ws = Ns,layer · (Ds + Ins,s) (7.133)
(7.134)
7. Window area
Y = 2 · (Dins,p + Wp + Dins + Ws) (7.135)
Lint = 2 · (X + Y) (7.136)
Lext = 2 · (X + Y + 4 · T2) (7.137)
Le = (Lint + Lext) (7.138)
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8. Core volume and mass
Vcore = (X + 2 · T2) · (Y + 2 · T2) ·W (7.139)
Vwindow = X ·Y ·W (7.140)
VFe = Vcore −Vwindow (7.141)
MFe = VFe · ρFe (7.142)
9. Primary winding volume and mass
Vp1 = Hp · (T2 + 2 · Dins + 2 ·Wp) · (W + 2 · Dins + 2 ·Wp) (7.143)
Vp2 = Hp · (T2 + 2 · Dins) · (W + 2 · Dins); (7.144)
Vp = 2 · (Vp1 −Vp2); (7.145)
Mcu,p = Vp · ρcu; (7.146)
10. Secondary winding volume and mass
(7.147)Vs1 = Hs · (T2 + 2 · Dins + 2 ·Wp + 2 · Dins + 2 ·Ws)
· (W + 2 · Dins + 2 ·Wp + 2 · Dins + 2 ·Ws)
(7.148)Vs2 = Hs · (T2 + 2 ·Dins + 2 ·Wp + 2 ·Dins) · (W + 2 ·Dins + 2 ·Wp + 2 ·Dins)
Vs = 2 · (Vs1 −Vs2); (7.149)
Mcu,s = Vs · ρcu; (7.150)
11. Total transformer volume and mass
Vcu = Vp + Vs (7.151)
Mcu = Mcu,p + Mcu,s (7.152)
Mtotal = MFe + MCu (7.153)
7.5.3 Rectifier
1. Select minimum power density, based on commercial solution, ρinv,max
ρr,max ε [10...20] kW/dm3 (7.154)
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Table 7.21: Rectifier volume and mass parameters
Pn - Nominal power
ρr,max - Max. acc. power density
Vr - rectifier volume
mr - rectifier mass
ρmass - rectifier mass density
2. Calculate total rectifier volume and mass
Vr =
Pn
ρr,max
(7.155)
mr = ρmass ·Vr (7.156)
7.5.4 LC tank - resonant capacitor volume and mass
C1
Irs_B1 Irs_B2 Irs_BN
N
ca
p
,s
C2
Cn-1
Cn
BN
Ncap,t Ncap,s x BN=
Fig. 7.14: Resonant capacitor volume estimation
1. Select volume utilization factor Ku
2. Select unit capacitor parameters
• Capacitance : C1
• Rated DC voltage : VC1
• Rated AC current : IrmsC1
3. Calculate unit capacitor volume
VolC1 = HC1 · AC1 (7.157)
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Table 7.22: Resonant capacitor bank volume and mass parameters
C1 - sub-unit capacitor
CR - resonant capacitor
VC1 - Max. sub-unit capacitor voltage
VCr - Max. acc. resonant capacitor voltage
IrmsC1 - Max. sub-unit capacitor rms current
Irmsnom - Max. resonant rms current
Ku - utilization factor
VolCr - Resonant capacitor volume
mCr - Resonant capacitor mass
VolC1 - Sub-unit capacitor volume
BN - Number of capacitor branches
BCap - Branch capacitance
Ncap,s - Number of series capacitors per branch
Ncap,t - Total number of capacitors
4. Calculate number of branches
BN =
Irms,nom
IrmsC1
(7.158)
5. Calculate branch capacitance
BCap =
Cr
BN
(7.159)
6. Calculate no. of capacitors per branch
Ncap,s =
C1
BCap
(7.160)
7. Verify voltage condition
VC1 ≥
VCr,max
Ncaps,s
(7.161)
8. Calculate total number of capacitors
Ncap,t = Ncap,s · BN (7.162)
9. Calculate total active volume and mass
VolCr = Ncap,t ·VolC1 (7.163)
MCr = ρCr ·VolCr (7.164)
175
Chapter 7. Design guide line for SRC#
7.5.5 DC Link capacitors
C1
C2
Cn-1
Cn
N
ca
p
,s
BN
Ncap,t Ncap,s x BN=
Fig. 7.15: DC Link capacitors volume estimation
Table 7.23: DC Link capacitors volume and mass parameters
C1 - sub-unit capacitor
Cout - output dc-link capacitor
VC1 - Max. sub-unit capacitor voltage
IrmsC1 - Max. sub-unit capacitor rms current
Voutnom - output DC voltage
Ku - utilization factor
VolCout - Output capacitor volume
mCout - Output capacitor mass
VolC1 - Sub-unit capacitor volume
BN - Number of capacitor branches
BCap - Branch capacitance
Ncap,s - Number of series capacitors per branch
Ncap,t - Total number of capacitors
1. Select volume utilization factor Ku
2. Select unit capacitor parameters
• Capacitance : C1
• Rated DC voltage : VC1
• Rated AC current : IrmsC1
3. Calculate unit capacitor volume
VolC1 = HC1 · AC1 (7.165)
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4. Calculate no. of series capacitors
Ncap,s =
Vout
VC1
(7.166)
5. Calculate branch capacitance
Bcap =
C1
Ncap,s
(7.167)
6. Calculate no. of branches
BN =
Cout
Bcap
(7.168)
7. Calculate total number of capacitors
Ncap,t = Ncap,s · BN (7.169)
10. Calculate total active volume and mass
VolCout = Ncap,t ·VolC1 (7.170)
MCout = ρCout ·VolCout (7.171)
7.6 10MW Design example
Table 7.24: Input specifications
Symbol Parameter Value Unit
Pin - Nominal power 10.0 MW
Pin,max - Nominal max. acc. power 11.0 MW
Vin - Input DC Voltage ±2.0 kV
Vin,max - Input max. acc. DC Voltage ±2.2 kV
Vin,min - Input min. acc. DC Voltage ±1.8 kV
Vout - Output DC Voltage ±50.0 kV
Vout,max - Output max. acc. DC Voltage ±55.0 kV
Vout,min - Output min. acc. DC Voltage ±45.0 kV
η - Min. acc. efficiency 98.5 %
ρ - Min. acc. power density 10.0 kW/L
Using the proposed converter design guide line, a 10 MW design example
is provided in the following tables as presented in [125]. Converter input
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Table 7.25: Main circuit design parameters
Symbol Parameter Value Unit
Fsw - switching frequency 0 - 1000 Hz
Fr - resonant frequency 1140 Hz
Cr - resonant capacitor 0.250 uF
Lr - resonant inductor 78.0 mH
Lm,max - max. acc. magnetizing inductance 10.0 mH
Llk,max - max. acc. secondary leakage ind. 1.25 %
im,max - max. acc. mag. current 5 %
iin - input DC. current 2.5 kA
irp,pk - primary side peak current 4.9 kA
iout - output DC. current 0.1 kA
irs,pk - secondary side peak current 0.2 kA
VCr,pk - res. capacitor peak voltage 100 kV
Table 7.26: Inverter
Symbol Parameter Value Unit
- Semiconductor type IGBT -
- Code FZ750R65KE3 -
- Packaging type Power module -
- Cooling type Water cooling -
Ku - utilization factor 60 %
VCES - Collector emitter voltage 6500 V
ICNOM - Continuous DC collector current 750 A
ICRM - Repetitive peak collector current 1500 A
ρinv - Power density inverter 23 kW/L
Tj,IGBT - Junction temperature 125 ◦C
NIGBT - Number of IGBTs 12 -
Nparallel - Number of parallel inverters 3 -
PIGBT - Total loss per IGBT 2250 W
Pinv - Total loss per inverters 27000 W
Rth,igbt - Total igbt thermal resistance 0.037 ◦C/W
Volinv - Total inverter volume 0.42 m3
Minv - Total inverter mass - -
Inverter: 4 x 4 IGBTs (6.5kV x 750A)
Heat sink with water 
cooling
Power Module
+ Gate Driver
DC-link caps
Bus bar
1
4
0
0
m
m
600mm
50
0m
m
a) b)
Volume = 0.42 m^3
For 3 parallel inverters
Forced fan cooling
Fig. 7.16: Inverter power stacks. [125]
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specifications are shown in Table. 7.24 and the main circuit design parameters
are shown in Table. 7.25.
The inverter ratings, losses and volume are presented in Table. 7.26. Con-
sidering an utilization of 60% on the IGBTs, 3 paralell full bridge inverters
are suggested with a total volume of 0.42 m3.
Medium frequency transformer design aspects are presented in Table.
7.27 and the conceptual drawing in Fig. 7.17. The transformer is designed
for a Fsw = 1000Hz.
Table 7.27: Transformer
Symbol Parameter Value Unit
Bmax - Flux density 1.5 T
X - Core window height 1 m
Y - Core window width 0.19 m
T2 - Core build 0.16 m
W - Core ribbon width 0.213 m
Lag - Max. acc. air gap 1 mm
µr - Core Rel. permeability 1000 N · A−2
N - Turns ratio 25 -
Np - Primary turns 20 -
Np,layer - Primary wind. no. layers 20 -
Npturn,layer - Primary wind. no. turns per layer 1 -
Dp Foil thickness 1 mm
Ns Secondary turns 500 -
Ns,layer - Secondary wind. no. layers 20 -
Nsturn,layer - Secondary wind. no. turns per layer 25 -
Ds - Foil thickness 1 mm
Lm - Mag.inductance 10 mH
Llk - Leakage inductance reflec. on secondary side 78 mH
Tj,core - Core max. temp. - -
Tj,p - Primary wind. max. temp - -
Tj,s - Secondary wind. max. temp - -
VFe - Core volume 0.1 m^3
Vcu - Windings volume 0.042 m^3
mFe - Core mass 800 kg
mcu - Windings mass 380 kg
Pcore - Core losses 15000 W
Pp - Primary winding loss 5000 W
Ps - Secondary winding loss 5000 W
The medium voltage rectifier is implemented in a full bridge configura-
tion with series connected diodes. Conceptual drawing of one diode valve is
shown in Fig. 7.19. Rectifier design aspects, including volume, losses, num-
ber of series connected diodes and snubber components are shown in Table.
7.28
As explained in the main design guide line, the objective is to include
the resonant inductor as part of the transformers own leakage inductance,
by manipulating the distance between primary and secondary windings. In
this manner, the focus can be only on implementing the resonant capacitor
tank. Fig. 7.20 shows how based on a pre-selected sub-unit, the tank could
be assembled and it’s ratings, losses and volume are shwon in Table. 7.29.
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Table 7.28: Rectifier
Symbol Parameter Value Unit
Trec - Reverse recovery time 60 s
Tj,diode - Diode junction temperature 125 ◦C
ρr - Rectifier power density 13.7 kW/L
VRRM - Repetitive peak reverse voltage 6500 V
I f avm - Average on-state current 750 A
I f sm - Diode surge current 12500 A
Qrr - recovered charge 6.0 mC
∆Qrr - Stored charge max.variation 1.0 %
∆irm - Diode max. spread in leak.current 50 mA
Ka - Valve arrester util. factor 1 1
Kd - Uneven voltage distribution factor 1 -
Ku - Diode voltage utilization factor 0.6 -
KR - Redundancy factor 1.025 -
R - Grading resistor 50 kΩ
C - Snubber capacitor 10 nF
VTOV - Max. valve blocking voltage 140 kV
Nd - Number of diodes per arm 40 -
PT,diode - Total diode loss 105 W
PT,r - Total rectifier loss 16800 W
Rth,diode - Total diode thermal resistance 0.78 ◦C/W
Vr - Total rectifier volume 0.73 m3
mr - Total rectifier mass - -
Metalic enclosure
Heat sink with holes
Mineral oil RC Snubber
Press-Pack Diode
Selected diode: 
5SDD 06D6000
1
5
0
m
m
600mm
15
0
m
m
900mm
90
0m
m
9
0
0
m
m
Volume ≈0.73 m^3
60mm
a) b)
Fig. 7.19: Diode valve conceptual drawing. [125]
The sub-unit element is a metallized polypropylene capacitor, filled with dry
resin.
A conceptul drawing of the output dc-link bank, assembled in a similar
fashion as the resonant capacitor bank is illustrated in Fig. 7.21, with the
calculated volume, losses and ratings shown in Table: 7.30. For input side,
medium voltage electrolytic capacitors are selected, while for the output side,
metallized polypropylene capacitors are suggested.
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Table 7.29: LC tank
Symbol Parameter Value Unit
Qs Quality factor 100 -
Lr ′ Updated resonant inductor 0 mH
RLC Equivalent LC tank DC series resistance 10 mΩ
PLC,tank LC tank losses 28000 W
C1 Sub unit capacitance 15 uF
VC1 Max. sub-unit cap. voltage 2200 V
Irms,C1 Max. sub-unit cap. rms current 45 A
Ku,res Utilization factor 1 -
VolCr Resonant capacitor bank volume 0.1 m3
Ncap,t Total number of capacitors 240 -
Ecap,res - - -
240 capacitors
Volume ≈  0.1 m^3
750 capacitors
Volume ≈ 0.1 m^3
6
0
 m
m
90 mm
50 mm
6
5
 m
m
C = 15 uF
Vdc = 2200 V
Irms = 45 A
C = 7.5 uF
Vdc = 1800 V
Irms = 20 Aa) b)
Fig. 7.20: Resonant capacitor bank. [125]
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Fig. 7.21: Output dc link bank. [125]
Table 7.30: DC-link capacitors
Symbol Parameter Value Unit
ku,dcl ink Utilization factor 1
kr,v Voltage ripple factor 1 %
kr,i Current ripple factor 1 %
τ Output dc link time constant 25 ms
Cin Input dc-link capacitance 30 mF
Cout Output dc-link capacitnace 50 uF
ESRin Equiv.series resistance input dc-link - mΩ
ESRout Equiv.series resistance output dc-link - mΩ
Pcap,in Power losses input dc-link - -
Pcap,out Power losses output dc-linl - -
C1 Output dc-link sub-unit capacitance 50 uF
VC1 Output dc-link sub-unit capacitance voltage 5000 V
Irms,C1 Output dc-link sub-unit capacitance rms current 45 A
VolCout Output dc-link capacitance volume 1.6 m3
mCout Output dc-link capacitance mass - -
Ncap,t Total number of capacitors 400 -
7.7 Conclusions
A step by step design guide line methodology for SRC# has been introduced
and detailed. The proposed range of validity of the guide line is for Pn ε
(5− 10) MW, Vin ε ±(0.5− 8.0) kV, Vin ε ±(35− 50) kV and Fsw ε ±(0.5− 5.0)
kHz. Selection of upper switching frequency of 5 kHz is due to challenges in
designing the medium frequency transformer and heat evacuations, in addi-
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tion o increased recovery losses on the line frequency diodes. In the end, a 10
MW design example is illustrated with commercially available technologies.
To fulfill another objective of the thesis, the buil-up and testing of one proof of
concept, that was arranged following the proposed design guide and valida-
tion of the semiconductor loss model are performed in two different medium
voltage setups, discussed in the following chapter.
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Summary
A series of experiments has been performed during this project. Descriptions
of the setups and verification method is illustrated in this chapter and is
based on [125], [146]
One of the experiment was designed for 10 kW, 500V to 5000V and was
performed for preliminary semiconductor loss model validation and recti-
fier diode voltage balancing. Another experiment performed soft-switching
characterization of the target 6.5 kV IGBTs and Diodes on a setup that did
not require bulky loads and sources.
8.1 Proof of concept: 10 kW SRC#
Experimental setup
Rectifier
Transformer Inverter
LC tank
Output filter
Resistor load
Output DC source
Input DC source
Transformer with 
ester based oil
Fig. 8.1: Scaled proof of concept: experimental setup for SRC#. [125]
In order to evaluate the validity of the loss model, a scaled 10 kW proto-
type was built with specifications as shown in Table 4.5. The hypothesis was
that if the 10 kW loss model (built in Plecs) is able to predict the scaled setup
losses with low error, then there is higher confidence it will predict the losses
also for the target 10 MW converter. The experimental circuit is pictured in
Fig. 8.1 and it’s diagram in Fig. 8.2. The medium frequency transformer is
designed for a maximum switching frequency of 1000 Hz and a turns ratio
of 1:10. The rectifier is assembled with 24 line frequency diodes, connected
in series, each having a parallel RC circuit for voltage balancing. Resonant
capacitor bank consists of 10 series connected thin film capacitors, while the
resonant inductor was built around an amorphous core with round wires.
Output dc link consists of metallized polypropylene capacitors, while on in-
put side electrolytic capacitors are employed. For this study, the setup was
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operated in open loop control up to 1.0 pu of nominal power. On the rectifier
side, in order to emulate a medium voltage network, a 5 kV DC source is
connected to a resistor load through three series connected diodes.
Vin VoutVg
irp
irs
CrLr
S1 S3
S2 S4
Cin
Cin
Cout
Cout
D1
D6
D7
D12
D13
D18
D19
D24
1:10
Rg
Cs
iin
RLoad
A
iout
Fig. 8.2: Scaled proof of concept: experiment diagram. [125]
Table 8.1: Experimental SRC# Parameters
Parameter Value
Input voltage - Vin 500 V
Output voltage - Vout 5000 V
Nominal power - Pn 10 kW
Resonant inductor - Lr 182 mH
Magnetizing inductance - Lm 10mH
Secondary Leakage inductance - L′Lk 12.5 mH
Resonant capacitor Cr 0.1 uF
Snubber capacitor Cs 1.0 nF
Grading resistor Rg 300 kΩ
Load resistors Rload 2585 Ω
Primary resistance Rp 0.1 Ω
Secondary resistance Rs 5.0 Ω
Turns ratio N 1:10
Inverter IGBT 4 x SKM150GAR12T4
Rectifier diode 24 x SKKD16/46
Transformer core 4 x AMCC250-Metglas 2605
Windings type Copper foil
Insulating material Kepton tape and ester based oil
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Fig. 8.3: SRC# characteristic waveforms at 1000Hz and 200Hz: inverter voltage Vg, out voltage
Vout, primary resonant current irp and secondary resonant current irs. [125]
8.1.1 Characteristic waveforms
The principal characteristic waveforms for the experimental SRC# are pre-
sented in Fig. 8.3 for two different frequencies, corresponding to 1.0 pu
and 0.2 pu of maximum switching frequency. As pulse removal technique
is implemented, the distance between applied voltage pulses decreases with
frequency, ensuring that the magnetizing current im stays constant during the
zero voltage periods. Comparing the waveforms of primary and secondary
currents, it’s noticed that the only differences lay in the scaling factor and ad-
dition of magnetizing current on primary side. Another noticeable difference
is that at lower frequency, the peak resonant current decreases as compared
to higher frequency.
8.1.2 Devices waveforms
In order to understand how pulse removable technique is implemented, in-
verter and rectifer side devices waveforms are presented in Fig. 8.4 and Fig.
8.5.
Inverter IGBTs
Principle device waveforms for switches S1 and S4 are shown in Fig. 8.4, for
1000 Hz and 500 Hz, while for S2 and S3 they are symmetrical. As expected,
both devices are experiencing ZVS at turn-on and a low current at turn-off.
It’s noticed how the delay between S1 and S4 turn-on is increasing at lower
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Fig. 8.4: S1 and S4 collector-emitter voltage and current at 1000 Hz and 500 Hz. [125]
frequencies. One big difference consists in longer conduction duration of the
magnetizing current for S1. The same current will flow through D3 during
positive intervals and S2, D4 pair during negative intervals. An important
aspect is that the ratio between peak resonant current and magnetizing cur-
rent has to be kept high, preferably above 10, in order to limit conduction
and turn-off losses.
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Fig. 8.5: Rectifier diode forward voltage Vd and current Id. [125]
Characteristic diode waveforms are shown in Fig. 8.5 for 1000 Hz and
500 Hz. Each diode from the series connection chain will experience ZVS at
turn-on and a low reverse recovery loss. The parallel RC circuit will cause on
the other hand oscillations on Vd, but will not impact conduction losses.
8.1.3 Loss measurements
Total losses of the 10 kW prototype have been evaluated and presented in
Fig. 8.6(a) and they range from ≈ 6% at 0.15 pu down to ≈ 4.5% at 0.15 pu
of Pn. Looking at figures Fig. 8.6(b) and (c) it is noticed that the measured
losses correspond with the simulated results.
189
Chapter 8. Experimental work
0,00
0,50
1,00
1,50
2,00
2,50
3,00
3,50
1000 2000 3000 4000 5000 6000 7000 8000 9000 10000
0,00
0,50
1,00
1,50
2,00
2,50
3,00
3,50
1000 2000 3000 4000 5000 6000 7000 8000 9000 10000
0
1
2
3
4
5
6
7
1000 3000 5000 7000 9000
Total losses
0.90.70.50.3.1
7
6
5
4
3
2
1
0
Lo
ss
es
 [
%
]
Lo
ss
es
 [
%
]
Inverter losses
Experiment
Loss model
Pin [p.u]Pin [p.u]
0.
a) b)
0.
1.0
1.
2.0
2.
3.0
3.5
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0
Lo
ss
es
 [
%
]
Rectifier losses
Experiment
Loss model
Pin [p.u]
0.
c)
0.5
1.0
1.5
2.0
2.5
3.0
3.5
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0
Fig. 8.6: Measured total losses (a); inverter losses (b); rectifier losses (c).
8.1.4 Loss segregation
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Fig. 8.7: Loss segregation of measured losses (a); loss segregation on measured (b) and simulated
(c) semiconductor losses. [125]
After measuring the total losses, a segregation was performed and results
shown in Fig. 8.7(a). It’s noticed that the semiconductor losses are rather flat
in the whole operating range. This was expected mainly because the turn-on
and off energy losses are the same, regardless of switching frequency and
should have the same percentage share. On the other hand, the remaining
losses are not possible to segregate at this power level as no test facility was
available for this (calorimeter setup or similar). Comparing figures Fig. 8.7(b)
and (c), it’s possible to understand why the experimental results match with
the semiconductor loss models. It’s should be noted that the measured results
are also susceptible to errors due to voltage and current probes accuracy,
ranging up to ±2% of reading.
8.1.5 Closed loop control
In Fig. 8.8a and b, power sweeps from 0.2 pu up to 0.8 pu are performed with
two different control architectures, as described in Chapter 5. First controller
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is based only on a feedforward controller (FF), built on linearized power to
frequency equations, while the second architecture (FF+GSC) incorporates a
gain scheduled PI controller that compensates for the error of the feedfor-
ward. The interesting aspect is that the FF controller starts to introduce a
steady state error in the lower operating region (0.2 to 0.3) as the model is
built based on empirical data and the effect of non-idealties is not included.
To compensate for this, the help of the gain-scheduled PI is now clearly ob-
served in Fig. 8.8b, where the steady state error is close to 0.1
Power steps from 0.25 pu to 0.3 pu are observed in Fig. 8.8c, while steps
from 0.8 pu to 0.85 pu are recorded in Fig. 8.8d. It needs to be mentioned that
the recorded output power for these tests is the averaged measured power
and the tests were performed withouth any output chocke inductor, other-
wise the first order response of the filter would have been recorded, thus
covering the natural response of the controllers. As in the power sweep tests,
it’s observed that in both power steps, the FF controller is reacting fast but it
introduced a steady state error of 1-2%. On the other hand, the FF+GSC is
reaching the steady state slightly slower then the FF, but the final steady state
error is close to 0%.
8.1.6 Discussions
Some important aspects remain to be discussed, such as the relative low
efficiency of the experimental demonstrator. First of all, looking only at the
semiconductor losses, it’s possible to conclude they remain rather constant in
proportion to the load. Further on, it is expected that at this specifications, the
transformer core losses have a higher percentage of total losses, as initially
expected. But, the percentage of these losses should decrease as nominal
power specifications will increase in the range of MWs. Next, the chosen
semiconductors were only utilized at ≈ 25% of their current ratings, as it was
not possible to find single IGBT power modules for the setup specifications.
Another topic of discussion is the high value of the resonant inductance,
which lead to a rather bulky component. It’s expected as the power and
voltage level increase, such as 10 MW and 1:10 turns ratio, even a leakage
inductance of 1 to 2% would be enough to replace the physical resonant
inductor. As noticed in Fig. 8.3, the peak resonant current is lower at lower
frequencies. These could be the impact of the RC parallel circuit, winding
resistances and the emulated MVDC network.
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(b) Power sweep from 0.2 pu to 0.8 pu with FF controller+GSC.
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(d) Dynamic response during power step from 0.8 pu to 0.85 pu
Fig. 8.8: Experimental waveforms. [128]
192
8.2. Soft-switching characterization of 6.5 kV IGBTs and diodes
8.2 Soft-switching characterization of 6.5 kV IG-
BTs and diodes
6.5kV IGBT power modules and line frequency press-pack diodes are pro-
posed for the turbine converter. The challenge of characterizing losses in soft-
switching semiconductors - without building the full circuit - is overcome by
a proposed test circuit and procedure that minimizes cost and complexity, yet
subjects the device under test to similar use as in the target application. This
sub-chapter is based on the work from [146] and describes the test method
and results obtained with it. Semiconductor waveforms at kilovolt and kilo-
amps levels are recorded and compared with the loss models and preliminary
evaluation of total efficiency is given.
8.2.1 Experimental test bench
A medium voltage experimental test bench has been assembled, by following
the approach from [120] without the need of expensive dc loads and sources.
The experimental diagram is presented in Fig. 8.9, the 1:1 medium frequency
transformer in Fig. 8.10 and circuit parameters in Table. 8.2. A medium
voltage DC source is used to pre-charge capacitors Cin and Cout, allowing
a voltage difference ∆V between input and output. This particular voltages
will determine the peak resonant current flowing from the inverter towards
the rectifier.
Table 8.2: Circuit parameters of experimental setup
Parameter Value
Cin 101 uF
Cout 106 uF
Vin 4000 V
Vin 1000-4000 V
Lm 55 mH
Lr 180 uF
Cr 100 uF
R 100 kΩ
Epulse 3000 J
IGBTs 6.5 kV/750A
Diodes 6.5 kV/750A
In [120], the operation of a (6.5kV/500A) IGBT module in a SRC is pre-
sented. A test bench (Fig. 8.11a) with novel mode of operation is proposed,
which allows the investigation in quasi steady mode of semiconductors at
low expense of power supplies. However, the principle of operation is for 1:1
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Fig. 8.9: a) Experimental diagram and b) experimental setup [146]
Fig. 8.10: Medium frequency transformer. [146]
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topologies. The proposed test bench suggests a principle of operation that
could be applied to 1:N topologies and does not use connectors for charg-
ing input and output capacitors. Principle waveforms are illustrated in Fig.
8.11b.
a) b)
Vin
Vout
Gate 
signals
Vg
Irpirp very small
t0 t1 t2 t3 t4
Vin VoutSRC
1:N
Vin Vout
1:1
(Proposed setup)
Fig. 8.11: Principle of operation [146]: a) Comparison of [120] setup with proposed setup; b)
Characteristic waveforms. [146]
The switches pair T1/T2 and T3/T4 are operated with 50% duty cycle.
Commutation of T1/T2 is phase shifted with respect to the conduction of
T3/T4, with a duration equal to half of LC tank resonant period, resulting
in a quasi-square excitation voltage. At the beginning of each test tε[t0− t1],
pulses are applied to the igbts, while the input source is slowly charging
Cin. In the same time, the converter itself is charging output capacitors Cout.
During the charge up period Vin ≈ Vout, meaning a very small sinusoidal res-
onant current is flowing. In the period tε[t1− t2], IGBT pulses are stopped,
but Vin is still increased, while Vout begins to discharge through the parallel
connected resistors array, thus achieving a certain between input and output
voltages. Considering that this particular voltage difference will determine
the maximum peak current, a predetermined number of pulses is applied in
the period tε[t2− t3]. Steady state principle waveforms for different excita-
tion frequencies are shown in Fig. 8.12 and Fig. 8.13, while the characteristic
waveforms for one igbt and rectifier diode are further illustrated in Fig. 8.14
and Fig. 8.15
Looking at Fig. 8.14, the same resonant current pulse is obtained for
195
Chapter 8. Experimental work
0 500 1000 1500 2000 2500 3000
Time[ s]
-4000
-3000
-2000
-1000
0
1000
2000
3000
4000
V
o
lt
a
g
e
[V
]
a) F
sw
 = 800 Hz
V
g
i
rp
-1500 -1000 -500 0 500 1000 1500
Time[ s]
-4000
-3000
-2000
-1000
0
1000
2000
3000
4000
V
o
lt
a
g
e
[V
]
b) F
sw
 = 500 Hz
-3000 -2500 -2000 -1500 -1000 -500 0
Time[ s]
-4000
-3000
-2000
-1000
0
1000
2000
3000
4000
V
o
lt
a
g
e
[V
]
c) F
sw
 = 300 Hz
-2000
-1500
-1000
-500
0
500
1000
1500
2000
C
u
rr
e
n
t[
A
]
-2000
-1500
-1000
-500
0
500
1000
1500
2000
C
u
rr
e
n
t[
A
]
-2000
-1500
-1000
-500
0
500
1000
1500
2000
C
u
rr
e
n
t[
A
]
Fig. 8.12: Switching waveforms for: a) Fsw =800 Hz , b) Fsw =500 Hz and c) Fsw =300 Hz. [146]
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Fig. 8.13: Input and output dc link voltages. Waveforms are synchronized with waveforms from
Fig. 8.12. [146]
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Fig. 8.14: Characteristic waveforms for one IGBT (T2) [146]
different switching frequencies, while the time duration between pulses is
changed according to the output power. The recorded current waveform
from Fig. 8.14 is the primary resonant current irp, while in Fig. 8.15 is the
secondary resonant current irs. Coralated with igbt T2 and diode D6 con-
duction phases, the currents through the devices can be seen. It needs to be
mentioned that during conduction phase of T2, when the current changes
direction is for the IGBT’s antiparallel diode.
8.2.2 Validation of loss model
In [124], an efficiency estimation for a 10 MW converter was performed and
predicted a flat efficiency of 98.5% for entire operational range. One of the
reasons for such high efficiency, is the ability to operate the inverter and rec-
tifier devices with soft-switching. Thus, two hypothesis need to be demon-
strated: (i) IGBT switching losses are decreased to low and very low val-
ues as compared to hard-switching topologies, due to ZVS at turn-on and a
very low turn-off current; (ii) Due to soft-switching in full operational range
and natural commutation, line frequency diodes can be used at elevated fre-
quency. Therefore, it was important to recreate similar voltage and current
waveforms on both IGBTs and diodes and compare the measured losses with
the loss model. An example of comparison between experimental vs. simu-
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Fig. 8.15: Characteristic waveforms for one IGBT (D6)[146]
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Fig. 8.16: Experimental vs. simulated igbt waveforms [146]
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Fig. 8.17: Experimental vs. simulated diode waveforms [146]
lated waveforms are illustrated for one igbt in Fig. 8.16 and for one diode in
Fig. 8.17.
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Fig. 8.18: Loss segregation on simulated semiconductor model a) and on measured semiconduc-
tor losses from exp b). [146]
Fig. 8.18a illustrates loss segregation on simulated waveforms, while Fig.
8.18a presents the measured semiconductor losses. It is noticed that igbt
conduction, diode conduction and reverse recovery losses have the high-
est percentage, while the switching losses are insignificant. Regarding the
diode reverse recovery losses, the model used in the experiment was PST-
ZP750A/6500V, which is a general purpose high power avalanche rectifier
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with a reverse recovery charge Qrr ≈ 10000µC. On the other hand, the target
device is similar to 5SDD 06D6000, with Qrr ≈ 2000µC and expected reverse
recovery losses to be 5x smaller.
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Fig. 8.20: Diode natural commutation: a) One conduction cycle; b) Turn-on Vd and Id; c) Turn-on
losses; d) Vd and Id during reverse recovery; e) Reverse recovery losses [146]
Looking at Fig. 8.19, switching waveforms for one IGBT are presented,
for a DC-link voltage of 4 kV and peak current reaching 1.5 kA. Fig. 8.19a
presents the turn-on switching cycle and the equivalent turn-on losses in Fig.
8.19c. Quasi ZVS at turn on is observed with measured losses of ≈ 5W only.
Vce begins to drop befor the gate signal is applied, as the complementary
IGBT is turned-off. Looking at Fig. 8.19c, the turn-off current is limited by
the magnetizing current and losses are ≈ 27W. Waveforms related to the
rectifier diode are visualized in Fig. 8.20, with turn-on comutation in Fig.
8.20b and turn-off in Fig. 8.20d. As observed, turn-on losses are ≈0 W, while
turn-off losses are close to 5000 W at Fsw = 1000Hz.
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8.3 Conclusions
Two medium voltage setups have been built, each with different specifica-
tions and goals. One proof of concept of the SRC# was implemented in a 10
kW, 500V to 5000V laboratory prototype, while being operated with switch-
ing frequencies in the range as the target 10 MW example (0 to 1000 Hz).
The main goal of the setup was to perform a preliminary semiconductor loss
model validation, but also to evaluate the principle control architectures. The
measured losses were ranging between 6% to 4.5%, while the measured in-
verter and rectifier losses correspond to that of the loss model, in the range
from 2% to 1.5% of total losses. Confidence was built in the loss model and a
second MV setup was implemented.
The second experimental setup was built with the intention of soft-switching
characterization of 6.5 kV igbts and line frequency press-pack diodes. The
proposed loss characterization philosophy required no expencive and bulky
dc source or loads, as the principle of operation assumed recreation of a
voltage drop across the LC tank. The semiconductor loss model was further
compared with the measurements and was also fine-tuned. The error be-
tween igbts measured and simulated losses was between 6% to 7%, while on
the diode model was ranging between 3% to 4%. Another preliminary effi-
ciency measurement was done and during circulation of only a few resonant
current pulses, 96% efficiency was recorded.
The conclusions of the experiments is that high confidence is built on the
semiconductor loss model and more attention needs to be put on validation
of the transformer loss model.
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9.1 Summary
Offshore HVDC-connected wind farms promise reduced electrical losses,
lower bill-of material cost and undiminished functionality with the condi-
tion the wind plant MV collection network becomes DC, rather than MVAC.
One dearly missed building block that would enable the transition to a DC
voltage collection, is the DC/DC converter for high power & high voltage
(megawatss and kilovolts).
The main objective of this thesis was investigation and development of a
turbine DC/DC converter proof of concept. To use as much as possible from
the state of the art technology and philosophy, the target converter, needs to
have electrical, cooling and control interfaces compatible with present tur-
bine solutions. Physical size and weight should be smaller or equal, while
efficiency and reliability must be higher or at least equal to today’s AC tur-
bine solution.
A survey of DC/DC converter topologies has been investigated. A multi-
tude of variants exist, each with pluses and minuses and suitable for certain
applications, but not all optimal for DC wind turbines. The surveyed topolo-
gies have been organized from switching point of view (hard and soft) and
isolation type (isolated and non-isolated). As it required big effort to analyze
and compare all possible topologies, a survey of industrial and university
demonstrators (in traction, solid state transformers and DC wind turbines)
was performed to further down select the number of possible variants. It was
concluded that only a few topologies have been implemented on hundreds
of kilowatts and megawatts demonstrators: the dual active-bridge (DAB) and
the series resonant converter (SRC) topology. In both traction and SST, mod-
ularity on converter level is used, while the DAB is more suitable for bidirec-
tional applications for hundreds of megawatt. Regardless of selected topolo-
gies, the turbine converter needs to fulfill a set of functionalities and establish
which areas present larker riskcs as compared to the others. The F-FMEA and
Pugh Matrix were used to establish the list of functionalities and main design
drivers. Five different topologies were compared based on different design
drivers, and from that list a variant of the classic series resonant converter,
entitled SRC# was suggested as an option for the turbine converter.
From the survey of demonstrators, the classic SRC is used as a DC/DC
transformer, adapting one DC-link voltage to another one with a low turns
ratio, while other converter stages on the front and back side are controlling
the DC-link voltage level. In a DC wind turbine converter, the SRC requires
a form of control on LV DC link side. Further on, as the application itself im-
poses tough requirements as high distance to shore, high humidity and salty
environment, a design that aims at a low number of components is neccesary.
For this reason, it is suggested to have sub-system modularity on inverter
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level and device modularity on rectifier level, while a monolithic transformer
with one primary and one secondary winding should be employed.
9.2 Conclusions
It is considered that the transition of MVAC connected wind turbines to
MVDC output is conceivable with present and commercial technologies, with
efficiency and power density at least equal to present turbine configurations.
Off the shelf igbts and line frequency diodes combined with monolithic amor-
phous cores designed for medium frequency transformer and LC tanks allow
the adaptation of wind turbines to DC outputs. Therefore, a variant of the
single phase series resonant converter, has been suggested as an optimal can-
didate.
The thesis suggested a new modulation scheme for a single-phase SRC,
which permits requlation of power from nominal level to zero, in presence of
variable input and output DC voltage levels. The circuit was rearranged so
that the LC tank is located on the rectifier side of the high-turns ration trans-
former combined with frequency control and phase shifted inverter modu-
lation. The modulation scheme was entitled pulse removal technique and it
keeps the transformer flux constant from nominal frequency down to DC,
always in sub-resonant continuous or discontinuous conduction mode.
The SRC operated with pulse removal technique was entitled SRC# (as in
series resonant converter sharp) and it has the advantages of: compact and
efficient transformer, as the transformer is designed for maximum operating
frequency, validating the hypothesis that high power density is conceivable.
High efficiency is another advantage, due to the soft-switching nature of
the converter: zero-voltage turn-on and low turn-off current on the inverter
side, and zero-voltage turn-on and zero-current turn-on on the rectifier side
diodes. With transformer excitation frequency in hundreds of Hz range, line-
frequency diodes can be employed on the rectifier side, benefiting advantages
of cheap and robust components. Therefore, the second hypothesis of the
thesis, related to low loss commutation has been answered. Four modes of
operation for the SRC# were identified (two continuous and two discontin-
uous), with the characterisctic voltage and current waveforms. Power flow
equations were derived for each mode of operation.
The circuit was further characterized with respect to peak current and
voltage stress and their variation to switching frequency. The impact of
transformer magnetizing inductance on primary resonant waveforms and
switching losses was investigated. One interesting aspect of semiconduc-
tor losses was their constant value in the range of 500 Hz to 5000 Hz of
frequency specifications. The challenges of building a high voltage rectifier
valve with focus on diode voltage balancing, impact of snubber components
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and valve mechanical stray parameters were discussed and finally the impact
of non-idealities on the characteristic waveforms was shown. The diodes’
dynamic and static voltage balancing is heavily impacted by differences in
diodes physical parameters ( such as reverse recovery charge, leakage cur-
rent), temperature differences and RC circuit tolerances. It was found that a
trade-off between maximum permissible blocking voltage per diode and im-
pact on resonant current waveforms is neccesary. Further on, by increasing
the transformer nominal switching frequencies, the distances between pri-
mary and secondary windings are decreased, thus impacting the windings
stray capacitances. The effect is noticeable especially on the hundreds of kilo-
herz range, but for a limited frequency range of 500 Hz to 5000 Hz, as in this
application, the effect is considered to be diminished.
A design guide line for SRC#, suitable for a given range of specifica-
tions, in the megawatt (5 to 15 MW), kilovolt (±35 to ±50 kV) and kilohertz
(0.5 to 5.0 kHz) range was introduced. The guide line discusses selection of
switching frequency and how the derivation of LC tank parameters impacts
specifications for semiconductor and medium frequency transformer ratings.
The output results are volume, weight, losses and bill of materials, with a 10
MW, ±2 to ±50 kV and 1 kHz design example illustrated.
Therefore, technology readiness level for DC/DC converters for wind tur-
bines has been increased from TRL2 to TRL3. A proof of concept has been
introduced on a 10 kW, 500V to 5000V scaled prototype. Characteristical
waveforms, efficiency measurements and closed loop control were imple-
mented, with the main goal of semiconductor loss model validation. Static
and dynamic voltage sharing on the rectifier diodes increase confidence that
this circuit can be built at elevated parameters.
It is considered that the proof of concept and principle demonstrators
have provided sufficient results and confirm/calibrate the design analysis
and simulation to an extent that allows extrapolation to further demonstrator
with enough certainty in estimated performance and cost. The hypothesis
have been proven and build confidence that this circuit could be extrapolated
to 10MW/±50kV operation.
9.3 Criticality of SRC#
An overall critical discussions of the drawback of the SRC# is also required.
During the experimental phases, the acoustic noise generated by the trans-
former’s magnetostriction effect, as the switching frequency was in the audi-
ble range (0 to 1000 Hz) was clearly noticed. It is considered that this effect
can be diminished through proper mechanical design of the transformer en-
closure, and should filter the high pitch accoustic noice.
Another aspect the possibility of implementing the topology only in a
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single phase options. The three phase variant was also investigated, but it
was concluded that due to magnetic flux assymetry, a variant with a three
phase transformer was not possible to be implemented. On the other hand,
a variant with three single phase transformers, is possible as seen in Fig. ??.
Vout
Vin
Fig. 9.1: Three phase SRC# with three single phase transformers
Further on, as medium voltage capacitors should be used on the high
voltage side, questions regarding the degradation of their life time and even
posibility of designing the capacitors for 25 years ( as expected from turbine
manufacturers) were raised. The capacitors have limited life time, can have
explosive failure modes and depending on technology type, have a large foot
print. But, as suggested in [147], self healing metallized hazy polypropylene
are one possible solution. They offer 300.000 hour life time operation and
were also proposed in a poly-phase resonant converter for generation of high
voltage. They offer graceful degradation, have extremely high volumetric
efficiency and a high safety factor.
Another aspect worthy to mention is the possibility of integrating the
resonant inductor as the transformer leakage inductance, but also consistency
in building transformers with a very low variation in the leakage inductance.
This fact is considered to be a limiting factor of the technology and requires
more attention.
9.4 Main contributions
• A new modulation scheme, entitled pulse removal technique has been
introduced for a single-phase series-resonant converter, which permits
continuous regulation of power from nominal level to zero, in presence
of variable input and output dc voltage levels.
• A new converter philosophy for DC wind turbine application was pro-
posed, consisting of modular inverters, one monolithic transformer with
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one primary and secondary winding, LC tank located on rectifier side
and rectifier assembled with line frequency diodes.
• Circuit conduction modes, output power, voltage and current stress for
the novel scheme have been identified together
• Experimental validation of converter characteristic steady-state wave-
forms and semiconductors loss model
• Experimental investigation of static and dynamic voltage sharing across
series connected devices on rectifier side
• Proposed a novel soft-switching characterization setup, that allows loss
extraction of target devices for 1 to N voltage gains, allows voltage
sharing investigation and requires no bulky components.
• A closed loop control architecture was proposed and validated
• A design guide line for SRC#, valid for mega-watt, kilo-volt and kilo-
hertz range is proposed.
9.5 Outlook and future work challenges
This thesis has focused on delivering a proof of concept and due to project
limitations only certain areas have been covered. For future work, it is rec-
ommended to increase the technology readiness level to TRL6-7 through the
completion of a thermal concept, at elevated power and voltage (such as
0.2 MW and ±10kV) in continuous operation, while using the target igbts
and rectifier diodes. The scaled transformer should be designed for similar
switching frequencies as the target specifications and use similar technologies
for cooling and oil immersion. Further works needs to address transformer
loss model validation.
An automated design procedure with focus on addressing the extremes
of the operating points - under assumption of well-working controls - which
define worst case component loads, must be implemented.
A low stray capacitance medium voltage valve design has to be inves-
tigated, in order to avoid partial discharges and balanced voltage sharing
acroos the rectifier diodes.
Focus on protection circuits, common mode currents, EMI, partial free
design, isolation coordination and philosophy for auxiliary power supplie
and measurement circuits needs to be further adressed.
Development of press pack devices with multiple series connected diodes
inside should be adressed and investigation of opportunity to employ Si-
Carbide diodes that have a safe to fail behaviour is needed.
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Appendices
A.1 Semiconductor loss model
I[A]
PcondPcond = aI+bI
2
Psw
Pon
Poff
Prev AVG
Psw = cI+dI
2
Pinverter
Prectifier
Device 
Current
Vmes
Vnom
AVG
Detect 
switching 
event
I[A]
Fig. 2: Power semiconductor loss model
Power semiconductor loss model
Semiconductors loss model is presented in Fig. 2. The IGBTs T1 and T4
have both ZVS (zero voltage switching) at turn-on and a low turn off current,
while rectifier diodes D5 and D8 exibit ZVS at turn on and ZCS at turn-off.
Conduction losses
Methodology proposed in [97], [98] is used for conduction loss modelling
for both IGBTs and diodes. The current is multiplied with the according
voltage directly from the data sheet for the highest acceptable temperature,
e.g. T=125◦C to extract conduction power loss. Afterwards, the curve is ap-
proximated with 2nd order polynomial fitting curves, as described in Eq. 1
which uses the current through the ideal switch as input and outputs con-
duction loss of the device during the simulation. The output is averaged for
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Table 1: Transformer loss model parameters
Parameter Value
D Waveform duty cycle
MLT Mean length turn
Nturns Winding number of turns
m Winding number of layers
Rdc Winding dc resistance
Rac Winding ac resistance
δ Foil winding skin depth
Irmsh RMS current per harmonic
1 switching cycle.
PCond = a · I + b · I2 (1)
PSw = c · I + d · I2 (2)
Switching losses
Switching losses are determined in similar way like in [14],[15]. Current de-
pendent EON , EOFF and EREC are given in the device datasheet and are con-
sidered for a maximum junction temperature of T=125◦C. This dependency
is approximated with a second order polynomial fitting curve, as shown in
Eq. 2 and multiplied with voltage factor Vmes/Vnom, where Vnom is datasheet
parameter and Vmes, actual applied voltage. When a switching event occurs,
losses are calculated and then averaged for 1 switching cycle.
A.2 Transformer and resonant tank loss model
The simplified transformer loss model is presented in Fig. 3 and it estimates
core and winding losses.
Core losses
Different methods have been compared in [67],[78],[77],[144] for core losses.
In the present loss model, the Improved Generalized Steinmetz Equation
(IGSE) described in [67] was used with Ki, α and β determined from [35].
PCore = Ki · 2α+β · Fswα · Bβ · D1−α (3)
Winding losses
Foil winding losses are calculates, as according to [10],[11]. The expression
from Eq. 4 is explained in [67]. The overall losses are calculated by summing
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A.2. Transformer and resonant tank loss model
D[0..0.5] 
IGSEFsw[Hz]
B[T]
Mfe[kg]
W/kg Pcore
Winding 
current
Winding Rac
Pwindings
Ptransformer
FFT
Rdc
Skin effect
Proximity effectNlayers
Nturns
MLT
Irmsh
RACh
Fig. 3: Transformer loss model
the effect of every current harmonic. Skin effect losses are frequency depen-
dent ( Eq. 5), while proximity losses (Eq. 6) are influenced by the number of
layers. D represents foil thickness, while δ is skin depth and m is the number
of layers.
PWinding = RDC ·
D
δ
· [A + 2 · (m
2 − 1)
3
+ B] · I2rms (4)
A =
sinh( Dδ ) + sin(
D
δ )
cosh( Dδ )− cos(
D
δ )
(5)
B =
sinh( Dδ )− sin(
D
δ )
cosh( Dδ )− cos(
D
δ )
(6)
A.2.1 Resonant tank losses
To estimate the resonant tank losses, the simplest approach is to predefine
the tank quality factor Qs to a value of 200, and from it calculate the tank
equivalent resistance, as shown in Eq. 7, and multiply it with the square of
load current:
RLC =
Zc
Qs
(7)
LCloss = RLC · I2out (8)
To keep resonant tank losses low, the Qs should be higher than 100, mean-
ing very low inductor resistance and capacitor ESR.
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A.3 Derivation of power flow equation in CCM1-
hybrid
Derivation of power flow equation is performed and similar to [123], [148],
[149].
t
ip(t)
t1,e t2,e t3,e
Tsw/2
ΦTsw/2
V’G(t)
δTsw/2
1 2 3
Fig. 4: CCM1 hybrid characteristic waveforms
A.3.1 Current continuity equations
iP1 = A1 · sin(ω0t1,e + α1) (9)
iP2 = A2 · sin(ω0t2,e + α2) = 0 (10)
iP3 = A3 · sin(ω0t3,e + α3) (11)
Where α3 = 0. In points t1,e, t2,e and t3,e : iP(k) = iP(k+1), therefore:
A1 · sin(ω0t1,e + α1) = 0 (12)
A2 · sin(ω0t2,e) = A3 · sin(α3) = 0 (13)
A3 · sin(ω0t3,e + α3) = A1 · sin(α1) (14)
A.3.2 Voltage across capacitor continuity
derived from Vt = Vin −Vout.
ω0Lr A3 cos(ω0t3,e + 0) + Vout = ω0Lr A1 cos(α1)−Vin + Vout (15)
ω0Lr A1 cos(ω0t1,e + α1)−Vin + Vout = 0−VCr (16)
0−VCr = ω0Lr A3 −Vout (17)
Considering equations:
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A.3. Derivation of power flow equation in CCM1-hybrid
t1,e =
δ · Tsw
2
(18)
t2,e =
Φ · Tsw
2
(19)
t3,e =
Tsw
2
(20)
K =
ω0 · Tsw
2
(21)
Q = ω0L0 (22)
A.3.3 Power balance equation
Pin = Pout (23)
Vin Iin = Vout Iout (24)
2
Tsw
Vin(
∫ t1
0
iP,1dt1,e =
2
Tsw
Vout(
∫ t1
0
iP,1dt1,e +
∫ t3
t2
iP,3dt3,e) (25)
Where:
∫ t1
0
iP,1dt1,e =
A1
ω0
(cos α1 − cos (δK + α1)) (26)∫ t3
t2
iP,3dt3,e =
A3
ω0
(cos φK− cos K) (27)
After simplifications:
Pin =
2
Tsw
Vin
1
ω0
A1 · (1− cos(δK)) (28)
From eq. 16:
QA1 cos(δK + α1)−Vin + Vout = −VCr (29)
From eq. 12 and considering that α1 = π − δK
QA1 −Vin + Vout = −VCr (30)
In eq. 14: Equating eq. 16 and eq. 17:
A3 = −A1 +
2Vout −Vin
Q
(31)
Then replacing eq. 31 in eq. 14, A1 is calculated as:
A1 =
(2Vout −Vin) · sin K
Q(sin δK + sin K)
(32)
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Replacing again eq. 31 in eq. 15, A1 is calculated as:
A1 =
(2Vout −Vin) · cos K + Vin
Q(− cos δK + cos K) (33)
Equating eq. 32 and eq. 33, δ is calculated as:
δ = 1 +
2 · atan( (Vin+cos(K)·(2·Vout−Vin))(sin(K)·(2·Vout−Vin)) )
K
(34)
A.3.4 Power equation for CCM1-Hybrid
Considering eq. 34, eq. 28 after simplifications becomes:
Pin = Vin2 ·ωsw · Cr ·
1
π
· A (35)
Where A is:
A =
(1− cos(δ)) · ((2M− 1) · cos(K) + 1)
cos(K)− cos(δK) (36)
A.4 Derivation of power flow equation in CCM1
t
ip(t)
t1,e t2,e t3,e
Tsw/2
ΦTsw/2
V’G(t)
δTsw/2
1 2 3
Fig. 5: CCM1 characteristic waveforms
A.4.1 Current continuity equations
iP1 = A1 · sin(ω0t1,e + α1) (37)
iP2 = A2 · sin(ω0t2,e + α2) (38)
iP3 = A3 · sin(ω0t3,e + α3) (39)
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In points t1,e, t2,e and t3,e : iP(k) = iP(k+1), therefore:
A1 · sin(ω0t1,e + α1) = 0 (40)
A2 · sin(ω0t2,e + α2) = A3 · sin(α3) (41)
A3 · sin(ω0t3,e + α3) = A1 · sin(α1) (42)
A.4.2 Voltage across capacitor continuity
derived from Vt = Vin −Vout.
ω0Lr A3 cos(ω0t3,e + α3) + Vout = ω0Lr A1 cos(α1)−Vin + Vout (43)
ω0Lr A1 cos(ω0t1,e + α1)−Vin + Vout = ω0Lr A2 −Vin −Vout (44)
ω0Lr A2 cos(ω0t2,e + α1)−Vin −Vout = ω0Lr A3 cos(α3)−Vout (45)
Considering equations:
t1,e =
δ · Tsw
2
(46)
t2,e =
(Φ− δ) · Tsw
2
(47)
t3,e =
Tsw
2
(48)
K =
ω0 · Tsw
2
(49)
Q = ω0L0 (50)
A.4.3 Power balance equation
Pin = Pout (51)
Vin Iin = Vout Iout (52)
2
Tsw
Vin(
∫ t1
0
iP,1dt1,e −
∫ t2
t1
iP,2dt2,e) =
2
Tsw
Vout(
∫ t1
0
iP,1dt1,e +
∫ t2
t1
iP,2dt1,e +
∫ t3
t2
iP,3dt3,e) (53)
Pin =
2
Tsw
Vin
1
ω0
((cos(α1)− cos(δK + α1))A1 − (cos(δK)− cos(ΦK))A2) (54)
229
Appendix A. Appendices
It’s necessary to find A1, A2, α1, δ : Considering eq. 44:
QA1 cos(δK + α1) + 2Vout = QA2 (55)
Considering eq. 40:
α1 = π − δK (56)
From previous two equations:
A2 = −A1 +
2Vout
Q
(57)
Considering eq. 41 and eq. 45
sin α3 =
A2 · sin(Φ− δ)K
A3
(58)
cos α3 =
A2 · cos(Φ− δ)K− VinQ
A3
(59)
The main goal now is to identify A1. Looking at eq. 42:
A3(sin(K) cos(α3) + sin(α3) cos(K)) = A1 sin(δK)
A3(sin(K)(
A2 cos(Φ− δ)K− VinQ
A3
) + (
A2sin(Φ− δ)
A3
) cos(K)) = A1 sin(δK)
A2(sin(K) cos(φ− δ) + sin(φ− δ)K)− A1 sin(δK) =
Vin
Q
sin(K)
(
2Vout
Q
− A1)(sin(Φ− δ + 1)K)− A1 sin(δK) =
Vin
Q
sin(K)
−A1(sin(φ− δ + 1)K + sin(δK)) =
−2Vout sin(φ− δ + 1) + Vin sin(K)
Q
In the end, A1 is :
A1 =
Vin sin(K)− 2Vout sin(φ− δ + 1)
−Q(sin(θ − δ + 1)K + sin(δK)) (60)
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In following equation, A1 is calculated again, from eq. 43:
QA3(cos K cos α3 − sin K sin α3) = −QA1 cos(δK)−
Vin
Q
A3(cos K(
A2 cos(φ− δ)− VinQ
A3
)− sin K sin(φ− δ)K
A3
) = −A1 cos(δK)−
Vin
Q
A2(cos K cos(φ− δ)− sin K sin(φ− δ)K) + A1 cos(δK) =
Vin
Q
(cos K− 1)
A2 cos(φ− δ + 1)K + A1 cos δK =
Vin
Q
(cos K− 1)
(−A1 +
2Vout
Q
) cos(φ− δ + 1)K + A1 cos δK =
Vin
Q
(cos K− 1)
A1(cos δK− cos(φ− δ + 1)) =
Vin(cos K− 1)− 2Vout cos(φ− δ + 1)
Q
In following equation, A1 is calculated as:
A1 =
Vin(cos K− 1)− 2Vout cos(φ− δ + 1)K
−Q(cos(φ− δ + 1)− cos(δK)) (61)
By equating eq. 60 and 61, δ is found:
A.4.4 Power equation for CCM1
Pin =
2
Tsw
Vin
1
ω0
(A1 cos(α1)− cos(δK + α1)− A2(cos(δK)
− cos(φK))) (62)
α1 = π − δK (63)
A1 =
Vin sin(K)− 2Vout sin(φ− δ + 1)
−Q(sin(θ − δ + 1)K + sin(δK)) (64)
A2 = −A1 +
2Vout
Q
(65)
δ =
φ
2
+
1
K
arcsin(
−M
2
sin(φ + 1)K
sin( (φ+1)K2 ) sin(
K
2 )
) (66)
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After simplifications (φK = π):
Pin =
2
Tsw
Vin
1
ω0
(A1(1− cos(δK))− A2(1 + cos(δK))) (67)
A1 =
Vin sin(K) + 2Vout sin(1− δ)k
−Q(sin(δK)− sin(1− δ)K) (68)
δ =
φ
2
+
1
K
arcsin(M
cos( K2 )
sin( (φ+1)K2 )
) (69)
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A.5. FB, SAB, LLC, SRC and SRC# waveforms
A.5 FB, SAB, LLC, SRC and SRC# waveforms
A.5.1 Full bridge (FB) converter
FB
Hard Switched-Base Line
1:255mH
IGBT1 IGBT3
IGBT2 IGBT4
D5 D7
D6 D8
Iprim
VinvV
Time [s]
Vbase = 4000V / Ibase = 2500A
Fig. 6: Full bridge characteristic waveforms
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A.5.2 Single active bridge (SAB) converter
SAB
Single Active Bridge
Lσ 
1:255mH
D5 D7
D6 D8
IGBT1 IGBT3
IGBT2 IGBT4
Iprim
VinvV
Time [s]
Vbase = 4000V / Ibase = 2500A
Fig. 7: Single active bridge characteristic waveforms
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A.5.3 LLC converter
LLC
1:255mH
IGBT1 IGBT3
IGBT2 IGBT4
D5 D7
D6 D8
VinvV
Iprim
Time [s]
Vbase = 4000V / Ibase = 2500A
Fig. 8: LLC characteristic waveforms
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A.5.4 Series resonant converter (SRC) with generous trans-
former design
SRC
1:25100mH
IGBT1 IGBT3
IGBT2 IGBT4
D5 D7
D6 D8
VinvV
Iprim
Time [s]
Vbase = 4000V / Ibase = 2500A
Fig. 9: SRC characteristic waveforms
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A.5. FB, SAB, LLC, SRC and SRC# waveforms
A.5.5 Series resonant converter (SRC#) with LC tank on sec-
ondary side and pulse removal technique
SRC#
5mH 1:25
IGBT1 IGBT3
IGBT2 IGBT4
D5 D7
D6 D8
VinvV
Iprim
Time [s]
Vbase = 4000V / Ibase = 2500A
Fig. 10: SRC# characteristic waveforms
237
Appendix A. Appendices
A.6 Classic SRC
LC Tank is located on primary side and only frequency control is employed.
Lr Cr
T1 T3
T2 T4
D5 D7
D6 D8
D1 D3
D2 D4
Lf
Cf
Lf
CfCin
Cin
iout[ir]
T1 sub-interval) T1, T4, D5, D8 conduct (iL >0) 
VT= +Vg-Vo
Lr Cr
Vg Vo
ir
ir>0
+
-
Vg
+
-
Vo
ir
VoVg Lm
Lm
Vg
Lr Cr
Vo
ir
Lr Crir
T1 T3
T2 T4
D5 D7
D6 D8
D1 D3
D2
Lf
Cf
Lf
Cf
+
-
Vg Vo
+
-
Cin
Cin
iout[ir]
D4
VT= +Vg+Vo
Ir<0
D1 sub-interval) D1, D4, D6, D7 conduct (iL <0) 
VoVg
Lm
Lm
Lr Cr
VoVg
ir
Lr Crir
T1 T3
T2 T4
D1 D3
D2 D4
+
-
Vg Vo
+
-
Cin
Cin
T2 sub-interval) T3, T2, D6, D7 conduct (iL <0) 
D5 D7
D6 D8
Lf
Cf
Lf
Cf
iout[ir]
VT= -Vg-Vo
Ir<0 VoVg
Lm
Lm
Lr Cr
Vg Vo
ir=0
Lr Cr
T1 T3
T2 T4
D5 D7
D6 D8
D1 D3
D2 D4
[ir]
Lm
irs
X sub-interval) D3, D2, D5, D8 conduct (iL =0) 
VoVg
Lm
Cin
Cin
Lf
Cf
Lf
Cf
iout
D2 sub-interval) D3, D2, D5, D8 conduct (iL >0) 
Lr Cr
VoVg
ir
Lr Crir
T1 T3
T2 T4
D1 D3
D2 D4
+
-
Vg Vo
+
-
Cin
Cin
VT= -Vg+Vo
D5 D7
D6 D8
Lf
Cf
Lf
Cf
iout[ir]
ir>0 VoVg
Lm
Lm
Fig. 11: Classic SRC equivalent circuits
238
A.6. Classic SRC
Lr Cr
T1 T3
T2 T4
D5 D7
D6 D8
D1 D3
D2 D4
[ir]
Lm
irp irs
im
Vg Vo
Cin
Cin
Lf
Cf
Lf
Cf
iout
DCM1:T1-X-T2-X
t0
T1 X T2 X
t0
irs(t)
VG(t)
VT(t)
VC(t)
t0
+Bmax
-Bmax
irp(t)
im(t)
+1pu
-1pu
Vo(t)
-2pu
+2pu
+2pu
+2pu
VG-Vo
-VG +Vo
-VG -Vo
+VC
-VC
-2pu
+2pu
-2pu
+2pu
X X
+VC
Fig. 12: Classic SRC DCM1 waveforms
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DCM2:T1-D1-X-T2-D2-X
t0
T1 D1 X T2 D2 X
t0
irs(t)
VG(t)
VT(t)
VC(t)
t0
+Bmax
-Bmax
irp(t)
im(t)
+1pu
-1pu
Vo(t)
-2pu
+2pu
+2pu
+2pu
VG-Vo
VG+Vo
-VG +Vo
-VG -Vo
+VC
-VC
-2pu
+2pu
-2pu
+2pu
Lr Cr
T1 T3
T2 T4
D5 D7
D6 D8
D1 D3
D2 D4
[ir]
Lm
irp irs
im
Vg
Vo
Cin
Cin
Lf
Cf
Lf
Cf
iout
Fig. 13: Classic SRC DCM2 waveforms
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CCM1:T1-D1-T2-D2
t0
T1 D1 T2 D2
t0
irs(t)
VG(t)
VT(t)
VC(t)
t0
+Bmax
-Bmax
irp(t)
im(t)
+1pu
-1pu
Vo(t)
-2pu
+2pu
+2pu
+2pu
VG-Vo
VG+Vo
-2pu
+2pu
-2pu
+2pu
T1 D1 T2
-VG +Vo
-VG -Vo
VG-Vo
VG+Vo
-VG +Vo
Lr Cr
T1 T3
T2 T4
D5 D7
D6 D8
D1 D3
D2 D4
[ir]
Lm
irp irs
im
Vg Vo
Cin
Cin
Lf
Cf
Lf
Cf
iout
Fig. 14: Classic SRC CCM1 waveforms
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Offshore HVDC-connected wind farms promise reduced electrical losses, 
lower bill-of material cost and undiminished functionality with the condi-
tion the wind plant MV collection network becomes DC, rather than MVAC. 
One dearly missed building block that would enable the transition to a DC 
voltage collection, is the DC/DC converter for high power & high voltage 
(megawatss and kilovolts).The main objective of this thesis was investiga-
tion and development of a turbine DC/DC converter proof of concept. The 
selected topology is based on a single phase series resonant converter, op-
erated with a new modulation scheme, which permits regulation of power 
from nominal level to zero, in presence of variable input and output DC volt-
age levels. The circuit was rearranged so that the LC tank is located on the 
rectifier side of the high-turns ration transformer combined with frequency 
control and phase shifted inverter modulation. The modulation scheme was 
entitled pulse removal technique and it keeps the transformer flux constant 
from nominal frequency down to DC, always in sub-resonant continuous 
or discontinuous conduction mode. A design guide line, suitable for a giv-
en range of specifications, in the megawatt (5 to 15 MW), kilovolt (+35 to 
+50 kV) and kilohertz (0.5 to 5.0 kHz) range is introduced, while medium 
voltage experimental setups are implemented for characterization of losses, 
control and voltage sharing.
